




Research and Development Technical Report

ECOM- 71-0355-F

BATTERY CHARGER PP-4126 ()/U



T. A. Froeschle BOSE Corporation Framingham, MA 01701



July 1975

Final Report for Period 1 July 1971 - 30 June 1974

DISTRIBUTION STATEMENT

Approved for public release; distribution unlimited.

Prepared for ECOM

NOTICES


Disclaimers

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indersement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.



	SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)	
	REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
18	1. REPOR NAMES 2. GOVT ACCESSION NO. ECOM 71-0355-F	3. RECIPIENT'S CATALOG NUMBER
(6)	BATTERY CHARGER PP-4126()/U	Final Across June 1714
Y.	and the second s	DE PERPONNING ONG. REPORT HUMBER
	7 AUTHOR(s)	6. CONTRACT OR GRANT NUMBER(s)
(10)	T. A Froeschle /	DAABOT-71-C-0355 NEW
	9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
	Bose Corporation Framingham, Massachusetts 01701	1G7 64717D589 06-011
	11. CONTROLLING OFFICE NAME AND ADDRESS US Army Electronics Command	JUL 75
	ATTN: AMSEL-TL-PE Fort Monmouth, New Jersey 07703	O 7 D
	14. MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)	46 SECULARY GLASS. (of this report)
		Unblassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDLLE
	16. DISTRIBUTION STATEMENT (of this Report)	,
	Approved for public release; distribution unlimited.	
	. ,	
(16)	17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20-14. dillecent less DA-1-G-764717-D-589	Begort)
(17)	I-G-764717-D-5890	b6
		77
,		
	19. KEY WORDS (Continue on reverse side if necessary and identify by block number)	
Ì		
	ABSTRACT (Continue on reverse side if necessary and identify by block number)	
	The performance data and design configuration of Charger developed for ECOM in accordance with	Development Description
	ED-CD2062-0001A dated May 16, 1969, are delineated Performance of the unit is summarized. Terminal	d in this final report.
	spects of internal performance are considered.	

configuration of the battery charger is presented in block form. of internal system blocks are discussed to define their design and behavior. (cont on reverse side) BLOCK 20- Continued

Circuit components used to implement the systems blocks are identified.

The PP-4126()/U Battery Charger is designed to charge 6, 12, and 24 Vdc batteries at selectable charging rates from 0.1 Adc to 12 Adc. The battery charger operates from MIL-STD-704 dc power sources in the range 22 Vdc to 40 Vdc. The battery charger structure is a finned housing with a removable cover. The cover contains the input power cable. The battery charger may be operated in any position.

Features of the battery charger are:

- 1. Power efficiency greater than 80% at full 360 watt power level (28 Vdc source).
- 2. Three automatic modes of operation: Vented nickel cadmium, silver zinc, and sealed nickel cadmium.
- 3. Output current regulation/limiting--±5% (line and load).
- 4. Stability of transition voltage level --+ 0, -2% (line load).
- 5. Precise resolution of volts, amperes, and hours control settings through the use of three and four place digital type controls.
- 6. Operation with ambient temperatures in the range -50°F to +145°F.
- 7. Output short circuit and overload protection.
- 8. Output reverse polarity protection.
- 9. Output over-voltage protection.

CANDALON CONTRACTOR CO

- 10. Input reverse polarity protection.
- 11. Input over-voltage protection.
- 12. Compliance with the requirements of MIL-STD-1281 (EL), "Internal Translent Control for Solid State Power Supplies."

TABLE OF CONTENTS

Chap	pter		Page
1.	INTR	ODUCTION, DESCRIPTION AND PROGRAM	
	1.1	Introduction	1
	1.2	Modes of Operation	1
	1.3	Controls	5
	1.4	Indicator Lamp	7
	1.5	Program	7
2.	PERF	ORMANCE DATA	
	2.1	General	8
	2.2	Input Voltages	8
	2.3	Output Current	8
	2.4	Output Voltage	11
	2.5	Time Interval	11
	2.6	Power Efficiency	11
	2.7	Protection	11
	2.8	Internal Transient Control	12
	2.9	Size and Weight	13
3.	ELEC	TRICAL DESIGN	
	3.1	General	14
	3.2	Input Circuits	14
	3.3	Output Circuits	14
	3.4	Power Handling Circuit (A4)	23
		3.4.1 +18 Vdc Logic Power Circuits	23
		3.4.2 Main Power Handling Circuits	23
	3.5	AMPERES Logic Circuits (A2)	26
		3.5.1 Two-State Control Circuits	27
		3.5.2 Output Current Regulating Circuitry	28
		3.5.3 Linear Voltage Regulating Circuitry	28
		3.5.4 Inhibit Gate	29
	3.6	VOLTS Logic Circuit (Al)	29
		3.6.1 Transition Voltage Control Circuits	29
		3.6.2 Protective Circuitry	30
	3.7	HOURS Logic Assembly (A3)	30
		3.7.1 Digital Logic Circuits	30
		3.7.2 Timing Circuits	31

ł .	WAVEFORMS	
5.	MECHANICAL CONSIDERATIONS	
		4
5.	CONCLUSIONS AND RECOMMENDATIONS	
Appe:	ndix A	
	Current-Controlled Two-State Modulation Systems	
ppe	ndix B	
	Magnetic Elements	

LIST OF ILLUSTRATIONS

- white the second the second second of the second of the second second

Figu	re	Page
1.	Battery Charger, PP-4126()/U with Cover Removed and Cable	
	Connected	2
2.	Battery Charger, PP-4126()/U Front Panel	3
3.	Battery Charger, PP-4126()/U Simplified Circuit Block Diagram.	15
4.	Battery Charger, Interconnection Schematic Diagram	16
5.	Volts Logic P.C. Board (Al) Schematic Diagram	17
6.	Amperes Logic P.C. Board (A2) Schematic Diagram	18
7.	Hours Logic P.C. Board (A3) Schematic Diagram	19
8.	Power Handling Circuit (A4) Schematic Diagram	20
9.	EMI Filter A Assembly (A5) Schematic Diagram	21
10.	EMI Filter B/C Assembly (A6) Schematic Diagram	22
11.	Ripple Voltage of Input to Power Handling Assembly	
	(Terminal A of Capacitor Cl)	32
12.	Voltage at Collector of Main Power Switching Transistor (A4Q3)	32
13.	Current Flow Through Primary Winding of Fly-Back	
	Transformer (A4T1)	33
14.	Fall Time of Current Flow Through Frimary Winding of Fly-Back	
	Transformer (A4T1)	33
15.	Base Drive Current in Main Power Transistor (A4Q3)	34
16.	Base Voltage of Main Power Transistor (A4Q3)	34
17.	Drive Voltage at Input to Power Handling Module (Terminal B	
	of A4)	35
18.	Voltage Developed at Secondary of Fly-Back Transformer (A4T1).	35
19.	Output Current Sensing Signal (Terminals N/M of A4)	36
20.	Ripple Voltage at Output of Power Handling Assembly	26
21	(Terminal B of Capacitor C1)	36 37
21.	Total Current Sensing Voltage Signal (Terminals S/T of A4)	31
22.	Output Two-State Voltage from Systeretic Threshold Amplifier	37
23.	(Collector of A2Q3) Output Voltage of Unijunction Sawtooth Oscillator	31
23.	(Emitter of A2Q8)	38
24.	Modulated Two-State Feedback Voltage (Terminal 6 of	30
24.	Amplifier A2U4)	38
25.	Envelope of Modulated Two-State Freedback Voltage (Terminal 6	50
2.7.	of Amplifier A2U4)	39
26.	400 Hz Square Wave Drive Voltage for Timer Motor	
20.	(Terminals C/D to A/B of Assembly A3)	39
27.	Battery Charger, PP-4126()/U Interior Component Locations	43
28.	Volts Logic P.C. Board (Al) Component Locations	44
29.	Amperes Logic P.C. Board (A2) Component Locations	45
30.	Hours Logic P.C. Board (A3) Component Locations	46
31.	Power Handling Circuit (A4) Component Locations (1 of 2)	47
32.	Power Handling Circuit (A4) Component Locations (2 of 2)	48
33.	EMI Filter A Assembly (A5) Component Locations	49
34.	EMI Filter B/C Assembly (A6) Component Locations	50
35.	EMI Filter B Subassembly (P/O A6) Component Locations	51
36.	EMI Filter C Subassembly (P/O A6) Component Locations	52

LIST OF TABLES

Table	2	Page
1.	Summary of Panel Controls, Indicators and Connectors	. 4
2.	Performance Data	. 9

The state of the s

1. INTRODUCTION, DESCRIPTION AND PROGRAM

1.1 Introduction

のでは、100mmの

The PP-4126 ()/U Battery Charger is intended to charge 6, 12, and 24 Vdc (nominal) batteries at adjustable charging rates from 0.1 Adc to 12 Adc. The battery charger provides three switch selectable charge sequences to satisfy the requirements of sealed nickel-cadmium, silverzinc, and vented nickel-cadmium batteries. All modes of operation are completely automatic, requiring only initial setup.

Front panel indication of the operational condition of the battery charger is provided through the use of a power indicator lamp and a relay tripped circuit breaker. Circuit breaker/power switch protection is provided for power input and power output connections to the battery charger.

The battery charger operates from 28 Vdc (nominal) power sources having the characteristics of MIL-STD-704A; 22 Vdc - 40 Vdc continuous, 0 Vdc - 80 'dc transient (50 ms). The battery charger is shown in Figures 1 and 2.

The front panel controls, indicators, and connectors are listed in Table 1. A brief description of the functions of these panel elements is included. The locations of the front panel elements can be observed in the picture of Figure 2. When reference is made to a word appearing on the front panel, the word appears entirely in capital letters: VOLTS, AMPERES, SENSING, etc.

1.2 Modes of Operation

The mode of operation is determined by the mode selector switch which is located at the center of the front pinel as shown in Figure 2. When the mode selector switch is in any of the battery charging positions, that is, SEALED NICKEL CADMIUM, SILVER ZINC, or VENTED NICKEL CADMIUM, constant output currents are provided when the battery charger is in active operation. The output current level is determined by the setting of the AMPERES control located at the top center of the front panel.




Figure 1. Battery Charger, PP-4125 ()/U with Cover Removed and Cable Connected




Figure 2. Battery Charger, PP-4126()/U Front Panel

TABLE 1.

SUMMARY OF PANEL CONTROLS, INDICATORS,
AND CONNECTORS

CONTROLS	Position/Range	Function
Mode Selector	VENTED NICKEL CADMIUM	Selects appropriate battery charging cycle.
	SILVER ZINC	Selects appropriate battery charging cycle.
	SEALED NICKEL CADMIUM	Selects appropriate battery charging cycle.
VOLTS	00.00 ~ 45.00	Selects transition or cutoff voltage level in battery charging modes.
AMPERES	00.00 - 12.00	Determines output current in battery charging mode.
HOURS	00.0 - 15.9	Determines deration of timed battery charging sequences.
Power Circuit Breaker	ON/OFF	Protects input and output of battery charger.
Relay Trip Circuit Breaker	RUN	Initiates active operation of battery charger.
	CHARGE OVER	Initiates stand-by condition of battery charger.
Pressure Relief Valve (PRV)		When opened, equalizes pressure inside case with outside atmospheric pressure.
INDICATOR		
POWER Lamp		Indicates the presence of dc power in the battery charger.
CONNECTORS		
OUTPUT		Output connection from battery charger.
INPUT		Input connection to battery charger.

Battery charging cycles are terminated automatically when the battery voltage reaches a predetermined cutoff level or when a preset charging time has elapsed. The specific manner in which battery charging cycles are terminated is determined by the setting of the mode switch.

When the battery charger is in active operation, the relay tripped circuit breaker is in the RUN position. Following the completion of a battery charging cycle, the relay tripped circuit breaker automatically shifts to the CHARGE OVER position. The charge-over condition is a stand by condition indicating that the battery charger is not providing output power.

Sealed Nickel Cadmium

uradiken den ingantuken santan dinak saa dunasakteid dinakteid din

THE PERSON OF TH

A timed battery charging mode of operation is provided for a specified time period. The duration of the charge period is controlled by the HOURS control located in the upper right-hand corner of the front panel as shown in Figure 1. At the end of the charge period, the battery charger electrically disconnects the battery.

Vented Nickel Cadmium

An automatic two-stage charge sequence is provided for Vented Nickel Cadmium batteries. During the first stage of the charge sequence, a programmed current is supplied to the battery. This continues until the battery voltage reaches a preset transition voltage selected by setting the VOLTS control. A second stage of charging is automatically initiated when the battery voltage reaches the set transition voltage level: A regulated topping current, 40% of the programmed current, flows to the battery. The topping current is supplied for a specific time which is determined by the HOURS control. At the end of the second charging stage, the battery is electrically disconnected from the battery charger.

Silver Zinc

In order to charge Silver Zinc batteries, a programmed current is supplied to the battery until the battery voltage reaches a preset cutoff voltage selected on the VOLTS control. After a delay of approximately 5 seconds, the charge cycle is terminated.

1.3 Controls

Rotary controls having digital indication of setting are utilized. These controls offer numerous advantages:

 Settings can be made quickly by personnel not familiar with electronic equipment.

- Clear, numerical indication of the setting insures proper control adjustment.
- 3) Settings can be made to 0.1% resolution.
- 4) Controls can be operated with gloved hands.
- 5) Settings can be locked with a simple locking mechanism.

Volts Control

The setting of the VOLTS control (c.f. Figure 1) determines the transition voltage. The function of the transition voltage setting is clear from the discussions of the battery charging cycles above.

Amperes Control

When the battery charger operates in one of the three battery charging modes, the setting of the digital AMPERES control determines the output current level. The AMPERES control is capable of selecting any current from 00.00 Adc to 12.00 Adc.

Hours Control

The HOURS control (c.f. Figure 2) programs charging time durations for Sealed Nickel Cadmium batteries or topping time periods for Vented Nickel Cadmium batteries. Time periods are preset by the operator by depressing and turning the adjustment knob. Time durations are carried in hours in decimal form; i.e., xx.x hours. When the HOURS control operates, it counts down from the preset number of hours toward zero (00.0); the front panel HOURS indication always shows the remaining charging time.

When the HOURS control indicates zero, battery charging is terminated. In either the SEALED NICKEL CADMIUM mode or the VENTED NICKEL CADMIUM mode, it is not possible to start the battery charger if the HOURS control reads zero. This requires the operator to preset a charging time duration before he can start the battery charger.

Run/Charge Over Circuit Breaker

A toggle action relay tripping circuit breaker is used to initiate and to terminate battery charging cycles. Indexing the circuit breaker to the RUN position causes the battery charger to commence operation. The position of the toggle handle serves as a simple and economical indication of the operating condition of the battery charger. When the battery charging cycle is completed, the circuit breaker automatically trips the CHARGE OVER position. This electronically disconnects the battery charger from the battery at the output.

1.4 Indicator Lamp

Power Lamp

A green POWER lamp indicates that input power is present and that the power circuit breaker is on.

Dimmer

The intensity of the POWER lamp may be dimmed by turning the lens.

1.5 Program

In July 1971 Contract DAABO7-71-C-0355 was awarded to BOSE Corporation for the design and fabrication of Six Engineering Test/Service Test PP-4126()/U Battery Chargers in accordance with Electronic Command Development Description EL-CD-2062-0001A, dated 16 May 1969 and Amendment No. 1 thereof, dated 4 September 1974. In addition to the units, the following testing and data items were required:

Test Plans

Qualification Test Plan consisting of all the electrical and environmental tests necessary to demonstrate compliance of the PP-4126()/U with the Development Description.

EMI Test Plan consisting of those tests accessary to demonstrate compliance with the required EMI specifications.

Test Reports

Equipment Compliance Report consisting of a report on the results of electrical and environmental tests of the unit.

EMI Test Report consisting of results of the EMI testing.

Final Technical Report—A final report summarizing the design and aspects of development was written.

All of the above items have been submitted and approved by the Electronics Command and the program was completed in July of 1974 with submission of this final report.

PERFORMANCE DATA

2.1 General

The performance of the PP-4126()/U Battery Charger is summarized in Table 2. Additional information regarding battery charger performance is available in the discussions below.

2.2 Input Voltages

The battery charger provides full output power, 360 watts, from dc power sources in the range 22 Vdc to 40 Vdc. Input voltages below this range result in a reduction of output voltage and current capability. Input voltages significantly below the nominal level cause the battery charger to stop active operation. However, when nominal input voltage levels are returned, the battery charger resumes operation. Input voltages exceeding the nominal ranges listed above cause an input overvoltage circuit within the battery charger to trigger, inhibiting battery charger operation until the input voltage returns to the nominal range. Transient voltages up to 80 volts may be applied to the battery charger without causing damage.

When an appropriate input voltage is supplied to the battery charger module, the green POWER lamp is illuminated.

2.3 Output Current

in the contraction of the contra

Output currents in the range 00.10 Adc - 12 Adc can be obtained from the battery charger using the front panel AMPERES control. In the battery charging modes, the output current is regulated to within +5% +50 mAdc of the setting of the AMPERES control for all settings greater than 00.10 Adc. Full output power, 360 watts, is available at voltage levels from 30 Vdc to 45 Vdc. Temperature stability of the output current is, typically, 0.01% per °C or better.

TABLE 2.

PERFORMANCE DATA

Parameter	Required Performance	Realized Performance	Units
Continuous Dc Input Voltage Range (For Full Output)	22 - 40	22 - 40	Dc Volts
Transient Dc Input Voltage Range (Operating or Nonoperating)	0 - 80	0 - 80	Dc Volts
Output Current Adjustment Range (All Continuous Input Voltages)	0.1 - 12	0.1 - 12	Dc Amperes
Output Voltage Compliance Range (O Adc - 12 Adc Output; All Continuous Input Voltages)	6 - 44	5 - 45	Dc Volts
Transition or Cutoff Voltage Adjustment Range (0 Adc - 12 Adc Output; All Continuous Input Voltages)	6.75 - 37	6 - 45	Dc Volts
Maximum Timed Interval	15	15.9	Hours
Dc Power Efficiency (30 Vdc - 12 Adc Output; 28 Vdc Input)	70	80	Percent
Current Regulation (0 Vdc - 45 Vdc, 0.1 Adc - 12 Adc Output All Continuous Inputs)	<u>+</u> 5	<u>+</u> 5	Percent
Voltage Accuracy (6 Vdc - 45 Vdc, - Adc - 12 Adc Output; All Continuous Inputs)	+0, -2	+0, -2	Percent
TIME INTERVAL Accuracy (1 Hour - 15.9 Hours; All Outputs; All Continuous Inputs)	-	<u>+</u> 5	Percent

THE PARTY OF THE P

TABLE 2. (Continued)

PERFORMANCE DATA

Parameter	Required Performance	Realized Performance	Units
Internal Transient Control [MIL-STD-1281 (EL)]	Yes	Yes	-
Operating Temperature Range for Full Power	-50 to +154	-50 to +154	°F
Short-Circuit Protection	Yes	Yes	-
Output Overvoltage Protection	No	Yes	-
Output Polarity Protection	Yes	Yes	-
Battery Discharge Protection	Yes	Yes	-
Input Undervoltage and Over- voltage Protection	Yes	Yes	~
Input Reverse Polarity Protection	Yes	Yes	~
Negative Resistance Stabilization	No	Yes	-
Volume of Dc Battery Charger Configuration	1,000	980	CU.IN.
Weight of Dc Battery Charger Configuration	30	31.5	Pounds

The state of the s

2.4 Output Voltage

The output voltage transition level can be set anywhere in the range 0 - 45 Vdc using the VOLTS control. The accuracy of the output voltage is +0, -2% of the setting of the VOLTS control for settings between 6 and 45 volts for all continuous input voltages listed above and for all load currents. The temperature stability of the transition voltage is 0.002% per °C or better.

2.5 Time Interval

The duration of timed battery charging sequences is determined by the setting of the HOURS control. The accuracy of time intervals is ±5% of the setting of the HOURS control for all settings from 01.0 hours to 15.9 hours. Temperature stability of the time interval is .02% per °C or better.

2.6 Power Efficiency

The power efficiency of the dc battery charger module measure 80% - 85% for output currents in the range 10 Adc - 12 Adc and for output voltages in the range 22 Vdc - 40 Vdc. An efficiency of 82.9% was measured on a test unit with an input voltage of 28 Vdc and with an output voltage of 24 Vdc at 12 Adc 288 watts). This unit measured 84.2% efficient with a 45 Vdc output at 9 Adc (395 watts).

2.7 Protection

Several protective features are provided which prevent damage to the battery charger and to the battery in the event of fault or stand by conditions.

Short-circuit protection is provided at the output so that no more than 13 Adc output current can be obtained from the output terminals in the event of an output short-circuit. A short-circuit or overload condition cannot damage the battery charger because the current levels in the power handling circuit are limited under all conditions of operation. The output current under short-circuit or overload conditions is determined by the setting of the AMPERES control.

Output overvoltage protection is provided to prevent high output voltages in the event of an output open circuit in one of the battery charging modes. The overvoltage limiting level is 45 Vdc.

Output polarity protection is provided to prevent damage to the battery charger in the event of a reverse battery connection at the output. When the battery charger is in active operation in any mode, the application of a reverse polarity battery causes the POWER circuit breaker to trip off; the battery charger is not damaged.

The design of the battery charger is such that a battery preset at the output will not be discharged if the input power to the battery charger is removed or if the battery charger is in the charge-over condition. A current of only 1 mAdc is drawn from the battery under worst case conditions. This prevents accidental discharge of a previously charged battery through the battery charger.

Continuous input under voltages cannot damage the battery charger. Circuits within the battery charger are designed to withstand undervoltages indefinitely.

Application of input voltages in excess of 40 Vdc inhibits operation of the battery charger. This reduces the peak voltage levels within the battery charger allowing the input voltage transients up to 80 Vdc to be applied without causing damage. The battery charger automatically resume. normal operation when the input voltage transient subsides.

Input reverse polarity conditions cause the POWER circuit breaker of the battery charger to trip off. The battery charger cannot be damaged by an input reverse polarity condition.

A negative-resistance stabilization network is incorporated into the battery charger to prevent spurious oscillations at the input due to reactive power sources. Due to its high power efficiency, the battery charger maintains a constant input power characteristic. As a result, input current to the battery charger decreases as the input voltage to the battery charger is increased causing an incremental negative input resistance. This negative resistance in conjunction with reactive power sources can result in oscillations at the input of the battery charger. To prevent such oscillations, a negative-resistance stabilization network is incorporated into the battery charger.

2.8 Internal Transient Control

The circuit designs used within the battery charger comply with the requirements of MIL-STD-1281(EL) entitled, "Internal Transient Control for Solid State Power Supplies." All solid-state components used within the unit are operated within specified voltage, current and power ratings. This is true under steady-state conditions, under all transient input conditions, and under all specified fault conditions on the input and output terminals.

Nonpolar metallized polycarbonate and metallized Mylar capacitors are used as the primary capacitance energy storage elements for the high-frequency power handling circuits used within the battery charger. These capacitors are used in preference to polarized capacitors such as tantalum or aluminum oxide types because of their capability to handle large steady-state ripple current levels reliably, and because of their temperature capability (125°C).

2.9 Size and Weight

The dimensions of the PP-4126()/U dc Battery Charger are 11.25 inches high, 11.25 inches wide, and 7.75 inches long. This results in a volume of 980 cubic inches. The weight of the unit is approximately 31.5 pounds.

3. ELECTRICAL DESIGN

3.1 General

The PP4126()/U Battery Charger is a modularized switching power processor that converts an unregulated 22-40 Vdc input into a regulated output current which may be adjusted from 0.1 Adc to 12.0 Adc. The output current is regulated into output voltages ranging from 6-45 Vdc. The internal design of the battery charger is arranged according to circuit modules or assemblies. The battery charger contains input and output circuits, EMI filters (A5 and A6), a power processing circuit (A4), a VOLTS control circuit (A1), an AMPERES control circuit (A2), and an HOUAS control circuit (A3). A simplified block diagram of the battery charger is shown in Figure 3. Each replaceable module in the battery charger is represented in this diagram. Detailed schematic diagrams of each of the modules are given in Figures 5 through 10. The overall module schematic interconnection diagram is shown in Figure 4.

The design and functions of the battery charger internal modules are discussed in this chapter. Discussions are organized in accordance with the modular breakdown of the battery charger.

3.2 Input Circuits

Input power is applied through Connector Jl to the ON/OFF power Circuit Breaker CB2, to the POWER indicator lamp, and through EMI Filters FL3 contained in Assemblies A6 and A5 to the power handling Circuit A4. The EMI filters prevent the high frequency switching current generated within the power handling circuits from escaping to the input power line. The voltage applied to the POWER indicator lamp is regulated by Resistor Rl and Zener Diode CRl. Circuit Breaker CB2 (ON/OFF) protects the battery charger by tripping off whenever the input current exceeds 15 amperes. (This circuit breaker also trips off whenever the output current exceeds 25 amps. Refer to the output circuit description.)

3.3 Output Circuits

The output circuits transfer the output current from the power handling circuits to output Connector J2, these circuits also provide a sensing voltage signal from Connector J2 to the VOLTS Logic Al. EMI Filters FL2, FL4, FL5, and part of Assembly A5 attenuate the high frequency switching current generated within the power handling circuits. Circuit Breaker CB2 (ON/OFF) trips off and opens the output power line, sensing voltage line, and the input power line when more than 25 amperes is drawn from the output of the battery charger. Circuit Breaker CBl (RUN/CHARGE OVER) is controlled by the output of HOURS Logic A3. A relay trip signal from the HOURS logic causes this circuit breaker to trip to the CHARGE OVER position whenever a battery charging cycle is





Figure 3. Battary Changer, P.p.-112603/4 Simplified Circuit Rinck Shaam &

The second of th



-- ' - -





Figure ! Volts Logic P.C. Board (A1) Schematic Diagram

The state of the contract of t

Figure . Amperes Logic P.C. Board (A2) Schematic Diagram

INTESS OTMERWISS SPECIFIED!
I RESISTORS ARE IN OWNES IVE WEDGENERAL
CANCITORS ARE IN MICROFARAL
TRANSSTORS ARE IN GOV
DIODES AME INMINANTE


- 5-




THE THE PARTY OF T

NOVES:
I.UNIESS OTHERWISE S
RESISTANCE IS IN
CAPACITORS ARE II

22




The state of the s



The second of the second secon

Figure 4. EMI Filter A Assembly (A5) Schematic Diagram



THE PROPERTY OF THE PROPERTY O

Figure 15 EMI Filter B/C Assembly

(A6) Schematic Diagram

concluded. When tripped to the CHARGE OVER position, Circuit Breaker CBl opens the output connections both the power connection and the sensing connection, to prevent discharge of a battery connected to the output of the battery charger when the battery charger is in the CHARGE OVER condition.

3.4 Power Handling Circuit (A4)

The power handling circuits derive a regulated output current ranging from 0.1 Adc to 12.0 Adc from the unregulated input power provided to the battery charger. The power handling circuit also provides a regulated +18 Vdc to power the battery charger logic circuits. Additionally, current and voltage sensing signals obtained in the power handling circuit serve as feedback signals for the AMPERES logic and the VOLTS logic circuits. The AMPERES logic, Assembly A2 to be discussed below, provides signals which actuate and control the power handling circuit.

3.4.1 +18 Vdc Logic Power Circuits

The unregulated input voltage applied to the battery charger passes through EMI Filter A5 and through RUN/CHARGE OVER Circuit Breaker CBl. This unregulated voltage is applied to logic voltage regulator Transistor A4Q4 and to the voltage sensing gate in the VOLTS Logic A1, (see below). Circuit Breaker CBl is closed when it is in RUN position. When Circuit Breaker CBl trips to the CHARGE OVER position, the battery charger is disabled because the voltage supplied to Transistor A404 is removed causing the +18 Vdc logic voltage to turn off. This condition occurs whenever a charging cycle is completed or whenever Circuit Breaker CBl is manually indexed to the CHARGE OVER position. The complete logic voltage regulating circuit consists of Transistor A4Q4 in the power handling circuit assembly and Components A2Q10, A2Q11, A2U3 (9,10, and 11), Zener Diode A2CR4). All components except for Transistor A4Q4 are located on the AMPERES logic Assembly A2. Transistor A4Q4 is a series regulator, JAN 2N3442, operating in a linear regulating condition. transistor absorbs input voltage exceeding the desired +18 Vdc logic voltage level. The transistor is mounted on a heat sink which is part of the power handling circuit. Referring to Assembly A2, transistors in integrated Circuit A2U3 and Zener Diode A2CR4 provide feedback and reference voltages to Transistor A2011. Transistor A2011 controls current flow through Transistor A4Q4, thereby regulating the logic power. Transitor A2Q10 limits current flow through Transitor A4Q4 by cutting off Transistor A2Q11. This current limiting action occurs whenever voltage drops across Resistor A4R10 exceeds approximately 0.7 Vdc. Resistor A4R10 is a two-ohm resistor; therefore, current flow is restricted to the maximum of 0.35 Adc.

3.4.2 Main Power Handling Circuits

The unregulated input voltage from EMI filter A5 is applied to filter Capacitor A4ClA on Assembly A4. This voltage passes through

windings on Transformers A4T1, A4T2, and A4T3 reaching the collectors of Transistors A4Q1, A4Q2, and A4Q3. These transistors function as a power switch, controlling current flow and voltage excitation to the transformers. Little power is dissipated in the power switching transistors since they fluctuate between a conducting condition where they have a low voltage drop and a nonconducting condition where they have virtually no current flow. Current pulses pass through the current switching transistors at a rate ranging from 15 kHz to 25 kHz. These current pulses are composed of ac and dc current components. The ac current components are supplied primarily from Capacitor A4ClA which serves as an energy storage capacitor. Capacitor A4ClA is a 160 mfd unit using metallized polycarbonate foil to provide a high current capacity.

The power switching transistors are actuated by positive going pulses which are supplied from the AMPERES logic Assembly A2. switching transistors conduct for the duration of the positive going pulses drawing current from Capacitor A4ClA through Transforms A4Tl, A4T2, and A4 T3. Transformer A4Tl is the main power handling transformer. Transformer A4T2 is a current fed drive transformer. Transformer A4T3 is a current fed current sensing transformer. Transformer A4Tl is a fly-back transformer designed to provide inductive energy storage. transformer utilizes powdered molybdenum permalloy core material and litz wire windings to obtain efficient high frequency operation. the power switching transistors conduct, current flows from Capacitor A4ClA through the primary winding of Transformer A4Tl. Energy storage in the field of Transformer A4Tl, therefore, increases. When the power switching transistors cut off, revert to a nonconducting state, energy stored in the field of Transformer A4Tl is released to the secondary winding resulting in current flow through output portion of the power handling circuit. The secondary current flow passes through Transformers A4T4 and A4T5 and through Rectifier A4CR15. This secondary current flow is composed of current pulses having both dc and ac components. current components are largely absorbed by Capacitor A4ClB. current component is coupled through EMI Filter A6FL2, through EMI Filter A5 and through Circuit Breakers CB1 (RUN/CHARGE OVER) and CB2 (ON/OFF) to output Connector J2. The damping network composed of Rectifier A4CR17, Capacitor A4C4, and Resistor A4R9 attentuates voltage transients developed on the windings of Transformer A4Tl during switching transitions.

The second secon

As noted above, Transformer A4T2 is a current-fed driver transformer. This transformer provides feedback drive current proportional to the current flow through the power switching transistors. The feedback current is used to provide an efficient source of current to saturate the main power switch Transistor, A4Q3, when the power switching transistors are in a conducting state. This drive current is provided from the seven turn windings of Transformer A4T2. In addition, feedback current provided from the six turn winding of Transformer A4T2 provides reverse current flow to the base of Transistor A4Q3 to affect a rapid transition from the saturated conducting state to the nonconducting state. This

reverse current flow reduces power dissipation during the turn-off switching interval permitting Transistor A4Q3 to operate at a high pulse repetition rate without experiencing excessive dissipation. Transformer A4T2 is designed with winding turns ratios which provide Transistor A4Q3 with forced gain operation at a current gain factor of approximately six. Forced gain operation is maintained regardless of current level and is maintained during conduction times and during ON/OFF transition times when the base current to Transistor A4Q3 is reversed.

Current sensing Transformer A4T3 provides a secondary current flow via Diode A4CR11 to Resistor A4R7. This secondary current flow is proportional to current flow to the primary windings of Transformer Consequently, the voltage produced on Resistor A4R7 is proportional to current flow through the primary winding of Transformer Tl during the time that the power switching transistors are passing current through the primary winding of Transformer A4T1. When the power switching transistors are in a nonconducting state, current flow exists in the secondary winding of Transformer A4Tl. Secondary current flow from Transformer A4T1 passes through current-fed Transformer A4T5. A resultant secondary current flow from Transformer A4T5 passes through Rectifier A4CR5 to Resistor A4R7. This, again, produces a voltage on Resistor A4R7 which is proportional to the secondary current flow from Transformer Since the turns ratio of Transformer A4Tl is 1:1, the relationship between primary and secondary current flow in Transformer A4Tl is identical in relation to the field energy of Transformer A4T1. Consequently, Transformers A4T3 and A4T5 use identical turns ratios, 1:200, so that secondary current flow to Resistor A4R7 is equally weighted. The value of Resistor A4R7 is ten ohms; this results in a relationship between the voltage developed on Resistor A4R7 and the field energy in Transformer A4T1, or since the field energy is related to current flow through the windings in Transformer A4T1, a relationship exists between the voltage on Resistor A4R7 and current flow through the windings of Transformer A4T1. The sensitivity relationship is 0.05 volts per ampere. Thus, one volt is developed across Resistor A4R7 when 20 amperes of current circulates through the windings of Transformer A4T1. The current sensing signal developed on Resistor A4R7 is a continuous measure of total current flow through Transformer A4T1. In normal operation, the current sensing signal is composed of a dc component and a superimposed sawtooth ac signal. The current sensing signal derived on Resistor A4R7 is the primary feedback signal to the AMPERES logic circuitry (A2). signal actuates operation of the switching control circuitry. feedback signal from Resistor A4R7 is instrumental in determining current limiting which instaneously restricts current flow through the power switching transistors under all operating conditions. The instantaneous current limiting is essential since it insures that the main power switching transistors cannot experience excessive current flow under any operating condition.

An additional current-fed Transformer, A4T4, provides a proportional current flow through Diode A4CR16 to Resistor A4R11. As a result,

voltage pulses appear across Resistor A4R11 proportional to the secondary current flow from Transformer A4T1. The turns ratio of Transformer A4T4 is 2:200, and the value of Resistor Rll is 60.4 ohms. This results in a current sensing sensitivity across Resistor A4Rll of 0.6 volts across Resistor A4R11 per ampere current flow through the secondary windings of Transformer A4T1. In other words, a 20-ampere current level at the secondary of Transformer A4T1 results in a 12-volt signal across Resistor A4R11. This relatively high amplitude current sensing signal is used as the feedback signal for output current regulating circuitry located within the AMPERES logic Circuit, (A2). The voltage signal developed on Resistor A4R11 is connected to the AMPERES logic circuitry via AMPERES control potentiometer R2. This feedback circuit is designed such that the dc average current flow through Potentiometer R2 is constant regardless of the value of R2. The voltage level at the output of Potentiometer R2 is virtual ground potential remaining constant at all times. the voltage on the A4Rll side of Resistor R2 must be proportional to the resistance of R2 if the constant current flow constraint through Potentiometer R2 is to be maintained. Therefore, the voltage developed on Resistor A4R11 is proportional to the value of R2. The relationship between dc voltage developed across Resistor R11 and the setting of the AMPERES control, R2, is: 0.144 volts/kohms. Taking into account the relationship between current flow from Transformer A4Tl and voltage developed on Resistor A4R11, the relationship between the setting of the AMPERES control and output current from the power handling circuit can be derived. The relationship is 0.24 amperes/kohm. Controlling the dc signal level developed on Resistor A4R11, therefore, controls the dc current flow at the secondary of Transformer A4T1. Since there are no shunt paths for dc current flow between the power handling circuits and the output of the battery charger, a regulated output current flow is obtained from the battery charger by regulating the dc current flow within the power handling circuits.

Transformers A4 (T2, T3, T4, and T5) are composed of simple ferrite cores with bobbin-wound windings. All of the transformers are included in a single magnetic assembly which is a portion of the power handling Circuit, A4.

In order to provide reverse polarity protection, two power diodes are included in the power handling circuits to produce a low impedance condition if reverse polarity voltages are applied to the battery charger. These rectifiers are A4CR13 and A4CR14. The application of a reverse polarity to either the input or the output of the battery charger results in a current surge through the input Connector, J1 or the output Connector, J2. This, in turn, causes the power Circuit Breaker, CB2, to trip off.

3.5 AMPERES Logic Circuits (A2)

The basic function of the AMPERES logic circuitry is to control instantaneous current levels within the power handling circuit (A4) and to regulate the output dc current flow from the battery charger depending

upon the setting of the AMPERES Potentiometer R2, located on the front panel of the battery charger. In addition, linear regulating circuits are contained on the AMPERES logic circuit to control the +18 Vdc logic power level and to derive a +9 Vdc logic power level. Finally, a gating circuit is including to inhibit battery charger operation in the event of abnormal input supply conditions or reversed output polarity conditions.

3.5.1 Two-Scate Control Circuits

Instantaneous operation of the power switching transistors in Assembly A4 is controlled by circuitry in the AMPERES logic. sensing voltage developed on Resistor A4R7 by Transformers A4T3 and A4T5 is applied to a summing network in the AMPERES logic circuits. current sensing feedback signal is electronically compared with an error voltage signal developed by Amplifier A2U2. These combined signals actuate a threshold or hysteretic amplifier composed of transistors in monolithic Amplifier A2U3 and Transistor A2Q3. The output signal of the threshold amplifier is a two-state voltage. The two-state voltage is further amplified by driver circuit composed of Transistors A2 (Q4, Q5, The output of the driver circuit actuates the power switching Q6, and Q7). transistors in the power handling circuits. Hysteresis is derived in the threshold amplifier through the use of positive feedback. to the schematic diagram of Assembly A2, Resistor A2R20 provides a fixed amount of positive voltage feedback to Amplifier A2U3. In addition, a variable positive feedback signal is provided to Amplifier A2U3 from a modulated transconductance Amplifier, A2U4. This latter positive feedback signal is modulated with a sawtooth waveform generated by unijunction Transistor A209 and emitter-follower Transistor A208. The variable positive feedback derived via Amplifier A_J4 causes a periodic, 10 Fz, modulation of the hysteresis developed within the threshold amplifier The modulated hysteresis results in a frequency modulation of the pulse repetition rate within the two-state circuits. Pulse frequency modulation is utilized to disperse the spectral energy content of the two-state pulses over a broad range of frequencies. This avoids concentrating EMI signals at discreet frequencies. Therefore, the task of EMI filtering within the battery charger is made easier.

The basic operation of the two-state circuit is thus derived through the use of Current Controlled Two-State Modulation (CCTSM). The arrangement between the power handling circuit and the AMPERES logic circuit is a feedback controlled, self-oscillating, two-state power processing configuration. The characteristics of Current-Controlled Two-State Modulation are described in more detail in Appendix 1 of this report. The use of CCTSM provides instantaneous current limiting for the power switching transistors under all static and dynamic operating conditions. In addition, CCTSM controls the fly-back current level in fly-back Transformer A4Tl in a stable fashion. Therefore, current levels in the transformer are controlled in a predictable fashion under every operating condition.

3.5.2 Output Current Regulating Circuitry

As noted in previous discussions, the output dc current flow from the battery charger is regulated by the AMPERES logic circuit simply by holding the dc voltage developed across current sensing Resistor Rll at a constant value. Amplifier A2U2 in the AMPERES logic circuit carries out this function. The current feedback signal is applied to a resistive summing network at Amplifier A2U2. A reference voltage proportional to the +9 Vdc level generated by monolithic Regulator A2Ul is applied to Amplifier A2U2 via Resistor A2R5. Amplifier A2U2 provides an amplified error signal at its output depending on the difference between the reference signal and the dc value of the current feedback signal. amplified error signal controls operation of the CCTSM circuitry described Action of the error Amplifier, A2U2, causes a regulated output current flow to occur from the battery charger. Output current regulation is maintained under all conditions of input voltage from 22 Vdc-40 Vdc and for all output voltages in the range 6 Vdc-45 Vdc.

An additional circuit composed of Transistors A2Q1 and A2Q2 is included in the output current regulating circuit to permit reducing output current flow to 40% of its set value. This provision is used in the vented nickel cadmium battery charging mode to provide a "topping" charging stage. Reduction in the output current flow from the battery charger during the "topping" phase is accomplished by Transistors A2Q1 and A2Q2 simply by reducing the reference signal applied at the input to error Amplifier A2U2.

3.5.3 Linear Voltage Regulating Circuitry

The AMPERES logic circuit includes circuits which control the +18 Vdc logic power level and generate the +9 Vdc regulated logic voltage. As noted above, Transistor A4Q4 regulates the +18 Vdc logic power voltage. Operation of this transistor is controlled by Transistor A2Q11 and Zener Diode A2CR4 in the AMPERES logic. Transistor A2Q10 provides current limiting for the +18 Vdc regulator to prevent damage to Transistor A4Q4 in the event of a short circuited or over loaded logic power condition. Rectifier A2CR8 prevents damage to the logic voltage regulating transistors in the event of a sudden short circuit of the power source. This diode is necessary since otherwise, reverse breakdown may occur in the regulating transistors.

Transistor A2Q12 detects when the +18 Vdc logic power level is in regulation. When abnormally low input voltage levels are applied to the battery charger, the logic power cannot reach the +18 Vdc level. Under such conditions, Transistor A2Q12 inhibits battery charger operation. This inhibiting action via Transistor A2Q13 is discussed below. The two transistors in monolithic Circuit A2U3 provide a reverse bias current to the base of Transistor A2Q12 to prevent spurious operation.

In a +9 Vdc regulated logic voltage a reference signal is derived from monolithic regulator A2U1. This is a standard 723 integrated circuit. The +9 Vdc voltage level serves as a reference for the output current regulation circuitry described above. In addition, the instantaneous current-limiting derived by inherent action of the CCTSM circuit is proportional to this voltage.

3.5.4 Inhibit Gate

An inhibiting signal is provided to the CCTSM circuit from Transistor A2Q13 via Diode A2CR3. Inhibiting circuit prevents battery charger operation in the event of abnormal input or output voltage conditions or when a reverse output polarity condition exists. Inhibiting inputs to Transistor A2Q13 come from Transistor A2Q12 of the AMPERES logic, preventing operation under low input voltage conditions and from the VOLTS Logic (A1) described below to inhibit operation when abnormally high input or output voltage conditions exist on the battery charger and to prevent battery charger operation when reverse output polarity conditions exist. Transistor A2Q13 is connected with Capacitor A2Cll to provide fast-inhibit/slow-enable operation.

3.6 VOLTS Logic Circuit (Al)

The VOLTS logic assembly contains circuits which control the transition voltage point in the battery charger. In addition, protective circuits are provided in this assembly to inhibit operation of the battery charger in the event of excessive input or output voltage levels and when a reverse output voltage polarity is present.

3.6.1 Transition Voltage Control Circuits

An output voltage sensing signal is received by the VOLTS logic This signal is applied to a balanced resistive summing and attenuating circuit composed of Resistors Al (R2-R8). The attenuation of this resistive network is controlled by the front panel VOLTS control, Potentiometer Rl. A precision reference voltage is applied to the summing network from a reference buffer Amplifier Alu3. The reference voltage developed at the output of Amplifier U3 is adjusted to approximately 11.6 Vdc. This permits the use of a maximum 100 kohm Potentiometer Rl with programming sensitivity of 0.5 Vdc/kohm. The output of Amplifier AlU3 is adjusted by trimming Resistor AlR20. A precision reference Diode, AlCR8, provides the stable input for Amplifier AlU3. When the error signal at the input to Amplifier AlUl reaches a positive level, that is, the voltage at Pin 3 become greater than the voltage at Pin 2, the output of Amplifier AlUl at Pin 6 shifts positive. This positive shift is delayed by Capacitors AlC3 and AlC4 in order to avoid spurious operation which would prematurely interrupt the battery charging operation. When the output of Amplifier AlUl becomes sufficienctly positive, an Amplifier AlU4 is actuated to produce a positive voltage at the output

of AlU4. Amplifier AlU4 utilizes positive feedback via Resistor AlR30 to obtain a toggling action. Therefore, the signal developed at the output of AlU4 is a digital signal. This digital signal serves as a major input signal to the logic circuits contained in the HOURS logic circuits discussed below. Positive feedback provided via Resistor AlR10 and Diode AlCR1 latch the output of Amplifier AlU1 positive once the voltage threshold has been reached. As a result, the output voltage from the battery charger must be reduced approximately 10% before the voltage threshold circuits revert to a condition where they permit active battery charger operation.

3.6.2 Protective Circuitry

The input and output voltages of the battery charger are weighted and gated through Diodes AlCR4 and AlCR5. Voltages applied to a summing network that compares them to a reference voltage obtained from reference Amplifier Alu3. Whenever the voltage developed by the summing network is greater than the reference voltage developed by the reference Amplifier AlU3, an input voltage greater than 40 Vdc or output voltage greater than 45 Vdc, the overvoltage comparison Amplifier, AlU2, produces a zero voltage output which is coupled through Diodes Gate AlCR7 to both the AMPERES logic circuit (A2) and the HOURS logic circuit (A3). overvoltage signal causes the inhibit gate in the AMPERES logic circuit to operate inhibiting operation of the battery charger power handling circuits. The inhibiting signal also inhibits operation of the timing circuits in the HOURS logic so that time spent in an overvoltage condition is not counted as battery charging time. The HOURS logic circuits are discussed in more detail below. The battery charger output voltage polarity is monitored by an output voltage polarity sensing circuit composed of Transistors AlQl and AlQ2. Whenever a reverse output voltage polarity condition exists (this may be caused by applying a battery with reversed polarity to the output of the battery charger), the output polarity sensing circuit produces a zero voltage output which passes through Diode Gate AlCR10. The signal passing through Diode AlCR10 again actuates the inhibiting circuitry in the AMPERES logic and also inhibits operation of the timing circuits in the HOURS logic.

3.7 HOURS Logic Assembly (A3)

The HOURS logic circuit accepts digital input signals from the AMPERES logic assembly, the VOLTS logic assembly, the hours timer, and the front panel mode switch. The HOURS logic provides three output functions: it controls the relay tripping RUN/CHARGE OVER circuit breaker, CBl, which terminates the battery charging cycles: it provides a digital control signal to the "topping" circuit, described above, located in the AMPERES logic assembly, it provides a drive signal for the HOURS timer.

3.7.1 Digital Logic Circuits

Silver Zinc Mode.

In the SILVER ZINC mode of operation, when the signal from Amplifier AlU4 of the VOLTS logic is positive, the HOURS logic causes Circuit

Breaker CBl (RUN/CHARGE OVER) to trip to the CHARGE OVER position terminating active battery charger operation. In this mode, Diodes A3CR8 and A3CR9 and Transistor A3Q5 provide the logic function. Diodes A3CR8 and A3CR9 are connected as a gate requiring positive digital input signals at Terminal M of Assembly A3 from the mode selector switch and at Terminals O/P from Amplifier A1U4.

Vented Nickel Cadnium

the constitution of the second constitution of the constitution of

THE PROPERTY OF THE PROPERTY O

In the VENTED NICKEL CADMIUM mode of operation, the signal from Amplifier AlU4 provides a digital indication to the HOURS logic if the output battery voltage is equal to (or in excess of) the set transition voltage point. This causes the timer circuits to operate via a gate composed of Diodes A3CR10 and A3CR12. Additional signals are required at Terminals G/H and I/J of the HOURS logic assembly. The HOURS logic also provides a positive digital signal at terminals I/J enabling the switch in the timer module, HOURS, panel control. The HOURS switch closes when the HOURS indication reaches 00.0 hours. This causes a positive digital to be returned to the HOURs logic circuit at Terminals G/H, actuating Transistor A3Q5 causing Circuit Breaker CBl to trip to the CHARGE OVER position. Finally, a positive digital signal is provided via a gate composed of Diodes A3CR11 and Resistor A3R18 to actuate the "topping" circuit located in the AMPERES logic assembly. This causes the output current from the battery charger to be reduced to 40% of the value set in the front panel AMPERES control.

Sealed Nickel Cadmium


In the SEALED NICKEL CADMIUM mode of operation, the timing circuits are started as soon as the battery charger commenses active operation. Diode A3CR13 actuates the timing circuits. A positive digital signal is supplied at the anode of this diode from the mode selector switch. Diode A3CR15 actuates the switch in the timer via Terminals E/F so that when the timing indication reaches 00.0 and the time switch closes, the Circuit Breaker CBl will trip to the CHARGE OVER position. The timer switch again causes the circuit breaker to switch by returning a positive digital signal to Terminal G/H of the HCURS logic. This actuates Transistor A3Q5 which trips the circuit breaker via a connection from Terminals U/V of the HOURS logic.

3.7.2 Timing Circuits

Operation of the timing circuits is gated on and off by Transistors A3Q1, A3Q2, and A3Q6. The gating function is accomplished simply by causing Transistor A3Q1 to supply power to the timing circuits when timer operation is desired.

Amplifier A3U1 is connected as an 800 Hz square wave oscillator. The square wave developed at the output of Amplifier A3U1 is applied to a toggled Royer oscillator composed of Transistors A3Q3, A3Q4 and Transformer A3T1. The Royer circuit toggles at 400 Hz producing a 26 Vac signal at the output terminals 2 and 4 of Transformer A3T1. This square wave signal is sufficient to drive the timer motor in the HOURS control.


4. WAVEFORMS



Input Voltage Ripple
2 V/Maj. Div.
(28 Vdc Input)

Time - 10 μ S./Maj. Div.

Figure 11.
Ripple Voltage of Input to Power Handling Assembly
(Terminal A of Capacitor C1)




Voltage at Collector of Power Transistor A4Q3

50 v/Maj. Div.

Time - 10 μ S./Maj. Div.

Figure 12.
Voltage at Collector of Main Power Switching
Transistor (A4Q3)



Total Power Switch Current Flow 20 A/Maj. Div.


Time - 10 μ S./Maj. Div.

ignetti ili diki ishi kanida tilikaan oo taali ishahastaa askeedit aa bakka aska asta miski titoki ishaaktai ishaa

Figure |3.

Current Flow Through Primary Winding of Fly-Back


Transformer (A4T1)



Total Power Switch Current Flow

Time - 200 nS./Maj. Div.

Figure |4.
Fall Time of Current Flow Through Primary Winding of Fly-Back Transformer (A4T1)




Base Current in Power Transistor A4Q3

5 A/Maj. Div.

Time - 10 μ S./Maj. Div.


Figure 15.
Base Drive Current in Main Power Transistor (A4Q3)



Base Voltage of Power Transistor A4Q3

Time - 10 μ S./Maj. Div.

Figure |6.
Base Voltage of Main Power Transistor (A4Q3)



Drive Voltage at Two-State Input to Power Handling Module


5 V/Maj. Div.

Time - 10 μ S./Maj. Div.

THE LANGE TO THE PROPERTY OF T

Figure 17.

Drive Voltage at Input to Power Handlirg Module
(Terminal B of A4)




Voltage at Secondary of Fly-Back Transformer

50 V/Maj. Div.

Time - 10 μ S./Maj. Div.

Figure !8.

Voltage Developed at Secondary of Fly-Back Transformer
(A4T1)




Output Current Sensing Voltage

5 V/Maj. Div.

(Corresponds to 8.3 A/Maj. Div.)

Time - 10 μ S./Maj. Div.


Figure 19.
Output Current Sensing Signal (Terminals N/M of A4)



Output Voltage Ripple
2 V/Maj. Div.
(28 Vdc Output)

Time - 10 μ S./Maj. Div.

Figure 2C.
Ripple Voltage at Output of Power Handling Assembly
(Terminal B of Capacitor C1)




Total Current Sensing Voltage

0.5 V/Maj. Div.

(Corresponds to 10 A/Maj. Div.)

Time - 10 μ S./Maj. Div.


Figure 21.
Total Current Sensing Voltage Signal (Terminals S/T of A4)



Output Two-State Voltage of Hysteretic Threshold Amplifier

Time - 10 μ S./Maj. Div.

Figure 22.
Output Two-State Voltage from Systeretic Threshold Amplifier (Collector of A2Q3)




Sawtooth Modulating Voltage

2 V/Maj. Div.

Time - 2 mS./Maj. Div.


Figure 23.
Output Voltage of Unijunction Sawtooth Oscillator
(Emitter of A2Q8)



Modulated Two-State Feedback Voltage

Time - 0.2 mS./Maj. Div.

Figure 24.
Modulated Two-State Feedback Voltage
(Terminal 6 of Amplifier A2U4)




Modulated Two-State Feedback Voltage

2 V/Maj. Div.

Time - 2 mS./Maj. Div.

Figure 2 5.
Envelope of Modulated Two-State Feedback Voltage
(Terminal 6 of Amplifier A2U4)



400 Hz Square Wave Timer Motor Drive Voltage

Time \sim 0.5 mS./Maj. Div.

Figure 26.
400 Hz Square Wave Drive Voltage for Timer Motor
(Terminals C/D to A/B of Assembly A3)

5. MECHANICAL CONSIDERATIONS

5.1 General Design

The state of a city is constituted in the city of the

The mechanical design of the PP-4126()/U Battery Charger is described briefly in this section of the report. The mechanical design of the battery charger housing has three major objectives:

- To provide ruggedness in order to withstand sewere shock, vibration and bounce requirements.
- 2. To transfer heat generated within the battery charger to ambient air with a minimum housing temperature rise.
- 3. To protect the electronic circuits within the battery charger from water, sand and dust.

Photographs of the battery charger housing are shown in Figures 1 and 2. The sides and bottom of the unit are finned to provide better transfer of heat to ambient air. The top cover of the battery charger protects the front panel controls and serves as a housing for the input power cable. The cover is attached to the battery charger body with a strap. The body of the battery charger is composed of two cast sections termed the "upper housing" and the "lower housing." The two housing sections may be parted by loosening four screws. A drawing showing the battery charger in the open condition is included in Figure 27. When opened in this manner, the battery charger is fully operable. This permits testing and aligning the circuits within the battery charger without the use of an external test rack.

The upper and lower housing of the battery charger are constructed through the use of aluminum investment casting techniques. The basic housing casting has an excellent surface finish and good dimensional tolerances so that machining is required only to provide threads for screws. A disadvantage of the investment casting approach is that the castings tend to be quite rigid and brittle. Therefore, the castings must be made rather heavy in cross section in order to prevent fracturing during the drop and bounce tests. The thick sections of the castings greatly increase the weight of the battery charger relative to the weight of a case fabricated using brazed extruded parts. However, an advantage of the cast case is that its structural integrity is maintained throughout the bounce and drop test so that components and modules within the battery charger do not suffer significant mechanical deformations.

The layout of components and modules within the battery charger can be observed in Figure 27. Most of the power dissipated as heat within the battery charger emanates from the power handling module (A4). This module is mounted in the lower housing so that heat can be directly coupled to the finned section of the lower housing. An aluminum "L"

bracket on the power handling module transmits heat from the power handling components to the surface of the lower housing. printed circuit Assemblies, Al, A2 and A3, are located at one end of the These assemblies slip into metal guides which are mounted lower housing. on the sides of the lower housing. A printed flexible wiring harness makes connection with connectors at the end of the printed circuit modules and at the top of the power handling module. The printed wiring harness assembly accomplishes nearly all of the wiring interconnections required within the battery charger. Only five high-current wire connections are made with discrete wiring. The printed wire harness approach is thought to greatly increase the reliability of the battery charger and also to reduce the cost of the wiring harness. EMI Assembly, A5, is located at the end of the lower housing opposite the printed circuit This filter assembly provides initial filter action to confine large interference signals to the lower section of the battery charger. Additional EMI filtering is provided in Assembly A6, designated filter Assembly B and filter Assembly C in Figure 27. This assembly is located against the inside of the front panel of the upper housing. other controls are also located on the upper housing as can be observed in Figure 27.

Additional information regarding component location within assemblies can be observed in Figures 28 through 36.

5.2 Mechanical Performance

The mechancial performance of the battery charger is in compliance with the technical requirements with the exception of weight. weight of the battery charger, approximately 31.5 pounds, exceeds the specified 30 pound limit. The excessive weight can be attributed to The investment castings, and the EMI filters. two major causes: conservative design approach necessitated thick cast wall sections in order to insure survival during the drop test. Future design optimization studies may enable a reduction in the wall thicknesses. In order to allow the battery charger to comply with the requirements of MIL-STD-461, extremely sophisticated EMI filtering using multiple section filters are employed within the Lattery charger. These filters account for approximately 30% of the internal volume of the battery charger. reduction in the size of these filters either through the use of smaller components or by re-examining the EMI specification could allow significant reduction in the weight.

Low Temperature Test

The low temperature test was repeated at BOSF Corporation. The timer which failed to operate properly at -50°F following a soak at -65°F was tested at -40°F. The unit operated successfully at -50°F following a -50°F soak.

A second timer was tested at -50°F following a -65°F soak. This timer of the same design, performed properly.

The use of a lubricant with minimal low temperature viscosity should permit all timers to operate properly under the specified low temperature limits.

Drop Test

THE REPORT OF THE PROPERTY OF THE PARTY OF T

The drop (shock) test was repeated utilizing the battery charger unit which had previously failed this test. The front casting was modified, incorporating corner flanges to capture the cover under severe shock conditions. This modification was necessary since the cover had broken loose during the previous drop test. However, the remaining components of the battery charger had been subjected to and had survived the previous drop test.

The repetition of the drop test showed that the casting modification was successful in retaining the cover. During this second drop test, an inductor broke loose on the power handling module. Subsequent vibration of the inductor ripped one cable run--preventing proper electrical operation following completion of the drop test sequence. Since the inductor did not break loose until it had experienced more than 26 drops including at least one drop in every orientation, the inductor mounting is adequate to comply with the normal shock test sequence.

Therefore, the two drop tests collectively show that a new battery charger should survive the drop test sequence.

A note of explanation is in order regarding the use of the same battery charger for both drop tests; only six battery chargers have been constructed to date. Since the drop test is potentially a damaging test, the same unit was used for both drop tests in order to minimize risk.

The second secon

Figure 27. Battary Charger PP-4126()/ σ Interior Component Locations





Figure 25. Volts Logic P.C. Board (Al) Component Locations



The state of the s

Bertan Batte. Annath Espania (Carles Constitute and Carles Annath Constitute Annath

Figure 29. Amperes Logic P.C. Board (A2) Component Locations






Figure 30. Hours Logic P.C. Board (A3) Component Locations



THE THE PROPERTY OF THE PARTY O

Figure 31. Power Handling Circuit (A4)
Component Locations (Sheet 1 of 2)








Figure 3. Power Handling Circuit (A4) Component Location (Sheet 2 of 2)



The second secon

Figure 3: EMI Filter A Assembly (A5) Component Locations



Filter Assembly C





Figure 34. EMI Filter B/C Assembly (A6) Component Locations



AND THE PROPERTY OF THE PROPER

Figure 3 EMI Filter B Subassembly (P/O A6) Component Locations




Figure ? . EMI Filter C Subassembly (P/O A6) Component Locations

6. CONCLUSIONS AND RECOMMENDATIONS

The performance of the PP-4126()/U Battery Chargers complies with the requirements of the technical description with the exception of weight. Therefore, the performance of the battery charger is considered to be at a level commensurate with the actual field performance requirements. The problem of excessive weight can be alleviated through future design optimization.

APPENDIX A

CURRENT-CONTROLLED TWO-STATE MODULATION SYSTEM

CURRENT-CONTROLLED TWO-STATE MODULATION SYSTEM

The following discussion presents some of the mojor characteristics of the current-controlled two-state modulation system in relation to those characteristics desirable in a modulation system in general.

The most salient factor that distinguishes current-controlled two-state modulation systems from others is that switching is initiated by feedback from the output of the power switches prior to filtering of the switching waveform. This factor is responsible for most of the system advantages that will be discussed in this section.

The task of evaluating the applicability of a modulation system to the field of power processing can be a deceptive one. Intuition and tradition tempt one to make the evaluation on the basis of performance specifications of a power processing unit incorporating the modulation system. Such an approach would attempt to evaluate the modulation system in terms of regulation, transient response, available ranges of output variables and other parameters commonly used to describe power processing systems. However, further reflection reveals that by the addition of suitable circuitry, with its associated complexity, a wide range of modulation systems can be tailored to meet a given set of specifications. In fact, the attainable specifications of a power processing unit are often dictated more by the ingenuous circuits employed to compensate for inherent deficiencies in the modulation system than by modulation systems themselves. For example, relatively complex circuitry is often required to attempt dissipationless output current limiting, instantaneous control of switching device current under line and load variations, and rapid line transient response in modulation systems for which such characteristics are not inherent. The additional circuitry required to compensate for deficiencies in the modulation system not only adds complexity but entertains the possibility of nonlinear modes which can cause system failure.

THE PARTY AND TH

An appropriate measure for modulation systems is one which examines the degree to which the desirable features in power processing applications are inherent in the particular system. A good modulation system, therefore, is one that is simple and inherently incorporates as many of the features desired in power processing applications as is possible. The current-controlled two-state modulation system (Figure A1) was specifically designed to meet this criterion and appears to be a versatile system that inherently encompasses some important features for




Figure A. 1

CURRENT-CONTROLLED TWO-STATE MODULATION SYSTEM

power processing applications, as summarized below:

1) Inherent Control of Currents in Power Switches

As a consequence of the fact that the current in the power switch is directly fed back to initiate switching, this current is controlled to the desired level under all transient and steady state conditions of line and load.

2) Inherent Current Limiting

Current limiting is a consequence of the action of the limiting amplifier as indicated in Figure A1. The maximum output current is directly proportional to the amplitude of the limiting level and is controllable if desired.

3) Inherent High Degree of Line and Load Regulation with Stability and Wide Bandwidth

Variations caused by the input line are suppressed by both the high-gain current and secondary feedback loops that are inherent in the modulation system. Variations caused by load are suppressed by the gain of the secondary feedback loop from the output that is inherent in the modulation system. The gain of the secondary feedback loop can be high compared to that of many other systems because the stability problems usually introduced by the output filter are removed (by the current feedback loop) as far as the secondary feedback loop is concerned. The gain of the secondary feedback loop can easily be made sufficiently high, with unconditionally stable operation, such that the reference source is the only limitation for static regulation. Since neither feedback loop (with both loops active) experiences more than 90 phase shift due to the output circuits, wide bandwidth of the secondary feedback loop is easily achieved with stability. Thus, fast response times are inherent in the current-controlled two-state modulation system.

4) Inherent Capability for Paralleling with Proportional Current Sharing

The inner current feedback loop of the current-controlled twostate modulation system (Figure A1) forms a well controlled current amplifier. Therefore, power processing units employing this system c.n be paralleled with current sharing simply by connecting a single limiting amplifier to drive all the inputs of the paralleled controlled current amplifiers.

5) Wide Range Of Applicability with Respect to Output Circuits

The current-controlled two-state modulation system lends itself easily to many different power handling circuit configurations including direct (chopper) and inverted (flyback) circuits. This is an advantage for a modulation system since it then encompasses a wide variety of circuit realizations which include different trade-offs between parameters (i.e., the required magnitude of switch currents and the size of energy storage elements) for a given set of specifications on a power processing unit.


The discussion above, while serving to illustrate the features and versatility of the current-controlled two-state modulation system is by no means intended to portray it as the optimum solution to all power processing problems. Operational constraints and properties of switching elements may dictate trade-offs favorable to other approaches in particular circumstances. If, for example, selected frequencies are restricted for reasons of controlling radio frequency interference (RFI) it may sometimes be advantageous to use pulse-width modulation. Extremely stringent RFI constraints may, on occasion, rule out all modulation systems in favor of linear systems. Switching devices without turn-off capability may sometimes be better handled by resonant turn-off approaches and consequent pulse frequency modulation control.

CURRENT-CONTROLLED TWO-STATE MODULATION USING SINGLE CURRENT FEEDBACK LOOP

A diagram of the simplest form of the current-controlled two-state modulation system is shown in Figure A2. This basic system utilizes a single current feedback loop to provide a controlled average current flow through the output inductor such that

$$\overline{i_L} = \frac{v_d}{R_c} \tag{A1}$$

where $\overline{i_L}$ = average value of i_L . Thus, this basic system is useful in many



THE STREET OF THE PROPERTY OF

CURRENT-CONTROLLED TWO-STATE MODULATION SYSTEM

(SINGLE FEEDBACK LOOP)

applications where output current regulation or control is desired. Typical examples are constant current battery charging and current fed sonar transducers.

The system of Figure A2 is self-oscillating: The output of the hysteretic switch shifts between voltage states v_{s+} and v_{s-} . These shifts in output voltage state are controlled by an actuating signal v_a . In practice, voltage v_a can be considered to be an error signal which is constrained to lie within the input voltage thresholds of the hysteretic switch. That is:

$$\mathbf{w}_{-} \leq \mathbf{v}_{\mathbf{a}} \leq \mathbf{w}_{+} \tag{A2}$$

Since the actuating voltage is derived by comparing the current feedback signal v_c to the input drive signal v_d , the bounds on voltage v_a imply that the difference between voltages v_d and v_c is also bounded. Thus, it is possible to write the expression:

$$\frac{\mathbf{w}_{-}}{\mathbf{R}_{\mathbf{C}}} \le \frac{\mathbf{v}_{\mathbf{d}}}{\mathbf{R}_{\mathbf{C}}} - \mathbf{i}_{\mathbf{L}} \le \frac{\mathbf{w}_{+}}{\mathbf{R}_{\mathbf{C}}}$$
(A3)

It is important to note that Equation A3 is valid if and only if $v_{s+} < v_0 < v_{s-}$. Normally, the hysteretic switch must oscillate between states at a rapid rate in order to maintain the output current level it within the bounds indicated in Equation A3. Consider, for example, the case of a short circuit load. When the cutput state of the hysteretic switch is positive, vs+, then the voltage impressed across irductor L is positive causing the cur rent flow through the inductor to increase linearly with time. This results in a linear decrease in the actuating voltage, va, with time; however, when the actuating voltage reaches the negative input voltage threshold of the hysteretic switch, w., the state of the hysteretic switch shifts such that the output voltage becomes equal to v_{s-} . As a result, the voltage impressed across the inductor becomes negative and the current flow through the inductor decreases linearly with time. The current uccrease continues until the actuating signal reaches the upper input threshold of the hysteretic switch, w... At this point the output state of the hysteretic switch returns to the positive voltage state vs+. Thus, the output of the hysteretic switch alternates between the positive state v_{s+} and the negative v_{s-} . This type of two-state oscillation is common to all forms of current-controlled two-state modulation systems. It is important to emphasize the relationship between the input drive voltage v_d and the current flow through the inductor i_L . This relationship can be observed in Equation A3. That is the inductor current never differs from the drive level by more than the threshold voltage of the hysteretic switch divided by the gain of the current sensor R_c . If the thresholds of the hysteretic switch are made very narrow, this implies that the current flow through the inductor will nearly be equal to the input drive level. However, as the thresholds of the hysteretic are reduced, the switching rate of the hysteretic switch increases. It is not possible using the system of Figure A2 to obtain arbitrary accuracies through a reduction in the threshold levels because the switching frequency must remain finite in any practical realization of the current-controlled system. Thus, the ultimate realization of a current-controlled system represents a compromise between switching frequency and accuracy.

One important characteristic of current-controlled two-state modulation is that the output inductor, L, does not affect either the transfer function or the output impedance of the system. A linearized model of the current-controlled two-state modulation system of Figure A2 is shown in Figure A3. The inductor is eliminated from this linearized model because it appears in series with the current source created through the use of current feedback. Because the inductor is eliminated, the output circuit can have no more than 90° phase shift for any passive load. This permits the use of secondary feedback loops to implement additional control functions without incurring stability problems due to the LC output filter. The importance of the linear model shown in Figure A3 is more evident in the system shown in Figure A4 where an additional voltage feedback loop is implemented. Such a feedback loop cannot be implemented with other than marginal stability unless the loop phase shift due to the inductor is eliminated.

energy the control of the property of the second second second second second second second second second second

CURRENT-CONTROLLED TWO-STATE MODULATION SYSTEM UTILIZING TWO FEEDBACK LOOPS

A block diagram of the current-controlled two-state modulation system with an additional voltage feedback loop to implement output voltage control is shown in Figure A4. The output impedance can be reduced to a low value using voltage feedback causing the output to appear to be a voltage source. The output voltage source characteristic can be provided with wide bandwidth because no high frequency attenuating networks are necessary to stabilize the system. However, a high frequency ripple attenuating feedback network is utilized to reduce the gain at frequencies where output ripple would be expanded to excessive value




Figure A. 3

LINEAR MODEL OF CURRENT-CONTROLLED TWO-STATE MODULATION SYSTEM

(SINGLE FEEDBACK LOCP)




Figure A. 4

CURRENT-CONTROLLED TWO-STATE MODULATION SYSTEM (VOLTAGE AND CURRENT FEEDBACK LOOPS)

due to the gain in the limiting voltage error amplifier. The ripple attenuating network is not necessary in order to obtain system stability; it is only used to prevent overloading of the limiting voltage error amplifier by the voltage ripple.


Inherent current limiting under all conditions of line and load is derived through the simple mechanism of limiting the maximum output of the limiting voltage error amplifier. Since the internal current feedback loop causes the output current, i_L , to be directly proportional to the output of the limiting voltage error amplifier, v_d , the limits on voltage v_d define limits on the output current. These current limits apply under all static and dynamic conditions. Therefore, the maximum peak current magnitude which can be obtained from the output of the hysteretic switch is

$$|i_L|_{(max)} = \frac{v_{d(limit)} + w_+}{R_c}$$
 $|w_+| \ge |w_-|$

$$|i_L|_{(max)} = \frac{v_{d(limit)} - w_-}{R_c} \qquad |w_-| \ge |w_+| \qquad (A4)$$

When the current-controlled two-state modulation system of Figure A4 is not in the current limiting mode, its behavior with respect to output impedance and stability can be accurately predicted using the linear model shown in Figure A5. The output voltage can be derived from Figure A5; the expression for the output voltage is

$$v_{0} = \frac{K_{v}v_{r} \left[\frac{K_{a}(s + \omega_{h})}{(1 + K_{a}K_{h})s + \omega_{h}} \right]}{\frac{K_{v}R_{c}(R_{L}Cs + 1)}{R_{L}} + \frac{K_{a}(s + \omega_{h})}{(1 + K_{a}K_{h})s + \omega_{h}}}$$
(A5)



LINFAR MODEL OF CURRENT-CONTROLLED TWO-STATE MODULATION SYSTEM (VOLTAGE AND CURRENT FEEDBACK LOOPS)

Figure A.5

A - 11

The corresponding admittance can be expressed as

$$Y_{O}(s) = \frac{K_{a}(s + \omega_{h})}{R_{c}K_{v}\left[(1 + K_{a}K_{h})s + \omega_{h}\right]} - Cs$$
where $Z_{O}(s) \stackrel{\Delta}{=} \frac{1}{Y_{O}(s)}$ (A6)

Normally gain factor K_a is very large and the product $K_a \cdot K_h$ is small. Inserting these conditions in Equations A5 and A6 results in Equations A7 and A8:

$$K_a \longrightarrow \infty$$

$$K_a K_h \longrightarrow 0$$

$$V_o \sim K_v V_r \tag{A7}$$

$$Z_0(s) \simeq \frac{R_c K_v}{K_a} \longrightarrow 0.$$
 (A8)

These equations apply when the gain conditions mentioned above are approximately valid. In such a case, the equations indicate that the output of the two loop current-controlled two-state modulation system appears to be a voltage source which is directly proportional to the reference voltage.

Another interesting condition is that of zero frequency or dc operation. In this case the relationship between the output voltage and the reference voltage can be expressed as shown in Equation A9.

$$v_{o} = \frac{K_{v}v_{r}}{1 + \frac{K_{v}R_{c}}{K_{a}R_{L}}}$$
(A9)

This equation reduces to the same result as Equation A7 when the condition of Equation A10 is satisfied.

$$K_a \gg \frac{K_v R_c}{R_L} \tag{A10}$$

For dc operation the output impedance can be expressed as shown in Equation A11.

$$Z_{o}(o) = \frac{R_{c}K_{v}}{K_{a}}$$
 (A11)

Although the system of Figure A4 creates an apparent voltage source at the output terminals, it is important to recall that current is internally under instantaneous control at all times due to the internal current feedback loop. The use of current feedback provides continuous protection for the hysteretic switch preventing overcurrents and current spiking under any conditions of line and load. Additionally, the use of current feedback eliminates the effect of the inductor shown in Figure A4 permitting the use of the high gain voltage feedback loop without introducing instability. The internal current feedback loop also permits modular operation. Several hysteretic switches in conjunction with individual current feedback loops and individual inductors may be operated in parallel. These paralleled current amplifiers would be supplied with the output signal from a single limiting voltage error amplifier, vd, resulting in identical output currents from the hysteretic switches through their individual inductors. The inductors are all connected to the output capacitor C. In this manner, modular operation of any number of hysteretic switches is possible.


APPENDIX B


MAGNETIC ELEMENTS

	REVISIONS		
LTR	DESCRIPTION	DATE	APVD

APPROVAL				SCALE UNIT WT. SHEET 1 OF C																
APPROVAL				3	321	301	3	A PL 100823												
APPROVAL		·		COD	E ID	ENT.	NO.	SI	ZE	DRAW	ING I	NO.								LTR
			•		T	RA	M	SF()R	M	EF	۱ ۲	HC	JU	K	E E				
							•	RT.			_				_					
ENG.								-				ITLE								
CHECKER							, <u> </u>					NA ⁻	ΓIC	K, N	MAS	iS.	01	760)	
NAPOLITANO) A.			DAF					1219		BC	SE	EC	CO	RP	O	RA	AT	10	7
OF SHEETS DRAFTSMAN	SHEET	DA	2			NTRA				τ'-		J	<u> </u>			1		L	L	4.
REV STATUS		-	<u> -</u>		-	\vdash			+	-	-	 						-		 +

			Water the Parish Progress was	en de la companya de	ene - activitation economic	en e	en e	SALAMATHA CHE TANGHA TANGHA TANGHA TANGHA SALAMAKA SALAMAKA SA	and and all desired the second of the second	
F	THE CO	OS TONE	• © 17 ERIE DRIVE, EAST TEL. (617) 235-6640	1.	NATICK INDUSTRIAL PARK NATICK, MASS. 01760	AL PARK 32108	PROJECT		SAGE OF THE PARTY	
굽	-	100 8 23 15 14 AI	TRANSFORMER	HOURS.	3, 19/73 1/19/73	2 COOO 2 S	85 SA ORIGINATOR	70 7	71 78 79 800 REV. DATE REV.	
e g	4 CODE 8 IDENT.	PART OR IDENT NUMBER	23 24 MIL	MIL OR IND SPEC	39 40 ary 42	43	DESCRIPTION			
		100867			AR	WIRE (F3)	(#30,146,WITH 195" POLYTHERMALEZE INS.)	POLYTHERMA	LEZE INS.;	
N		100824-1			-	CORE (ARNOLD EE-24-25 PATTERN. 4"	ND EE-24-	25 PATTE	RN. 4"	
						STACK. 50%NICKFL50%IRON .OI4 THK. LAMINATIONS	KFL 50% IRON	OI4 THK. LAM	INATIONS)	
W		100825				BOBBIN (ELECTRICAL PLASTICS CORP. *PC-250	FRICAL PLAS	TICS CORP. *	Pc-250)	
4		100826			_	SHELL (ELECTRICAL PLASTICS CORP. *C-250	TRICAL PLAS	STICS CORP	*C-250)	
				And the state of t						
		,								
				:						
					-					
Ş	FORM ME:2 11-13-09									








				
j	į į	REVISIONS		
1	LTR	DESCRIPTION	DATE	APVI

REV STATUS	REV	_	_																		
OF SHEETS	SHEET	1	2													<u> </u>					
DRAFTSMAN NAPOLITANO) A	DA 1/19	TE ?/73		CONTRA			12 K		E	30	SE	Ξ	20	RI	- 0	R	ΔT	10	N	
CHECKER				0,,,,	<i>.</i>			JC.10			1	NA	TIC	K,	MA	SS.	01	176	0		
ENG.	·				-							TLE									
		 						P	AR	1:	5	L	.15	57	•						
					1	N	D	טכ	T	ク <i>F</i>	?	E	M	1	F	IL	TE	R			
APPROVAL				CODE	IDENT.	NO	. s	ZE	DRA	WIN	G N	10.						- · · · · · · · · · · · · · · · · · · ·		LTR	
				2	210	Q		A		10	70	28	34	13						_	
APPROVAL	•			J.	L (U)	ن 				, –											_
				SCALE			U	NIT 1	NT.						3	HEET	7	10	FZ		_

	THE .	S CORP.	©	1,7 ERIE DRIVE, EAST N TEL. (617) 235-6640	NATICK INDUSTRIAL PARK NATICK, MASS. 01760		32108	PROJECT	PAGE 2
ā	,	100843 15 16:12:21	401.2021418	FM: FNTEP	38 39 46 ///3/7 DATE	AHN NHA	54 55	65 66 ORIGINATOR ECO. NO.	70 71 78 79 80 0. REV. DATE REV.
"E	4 CODE 8	PART OR IDENT NUMBER	R	24 MIL OR IND SPEC		42 43		DESCRIPTION	
		100844				CORE	(THOMAS.	CORE (THOMAS+SKINNER EI-	EI-12 PATTERN
	ļ 					29 GA.I	AMINATIO	-را ا	JCON STEEL.
N	<u> </u>	166001			2.7		WIRE "96/"RECIANOUSIR	1	NITH 195°C FOLYTHE PRIMITER INSUL.
3		100923-3	6			FRAME	3. 1		
4		100869				BOBBI	BOBBIN (OPTIONAL)	Allerline#	8155
<u> </u>									
<u></u>									
<u></u>	-	A STATE OF THE PROPERTY OF THE							
<u> </u>					•				
<u> </u>									
<u> </u>									
Ľ									







!				REVIS	SIONS		
			LTR		DESCRIPTION	DATE	AP
DEV STATUS	SP) (
REV STATUS OF SHEETS				-			
OF SHEETS	SHEET	12	CONTRACT	<u> </u>			
OF SHEETS DRAFTSMAN	SHEET	1 Z	CONTRACT I	NO.	BOSE CO	RPORATIO	N
OF SHEETS DRAFTSMAN CHECKER	SHEET	1 Z DATE	DAAB			RPORATION MASS. 01760)N
OF SHEETS DRAFTSMAN CHECKER	SHEET	1 Z			NATICK,)N
OF SHEETS DRAFTSMAN CHECKER	SHEET	1 Z DATE	DAAB 07-72-C	0219	NATICK,	MASS. 01760	
OF SHEETS DRAFTSMAN CHECKER	SHEET	DATE 11-3-72	DAAB 07-72-C	0219	NATICK,	MASS. 01760	
OF SHEETS DRAFTSMAN CHECKER	SHEET	DATE 11-3-72	DAAB 07-72-C- TRANSF	0219 ORM	NATICK. TITLE ER, CURRENT	SENSING	
OF SHEETS DRAFTSMAN CHECKER ENG.	SHEET	DATE 11-3-72	DAAB 07-72-C- TRANSF	0219 ORMI	NATICK. TITLE ER, CURRENT UDARY WIND	SENSING	
OF SHEETS DRAFTSMAN CHECKER	SHEET	DATE 11-3-72	DAAB 07-72-C- TRANSF	0219 ORMI	NATICK. TITLE ER, CURRENT	MASS. 01760 SENSING	

SCALE

UNIT WT.

SHEET


OF Z

THE CONTRACTOR OF THE PROPERTY OF THE PROPERTY

F	71E	SOFT CORP. ® 17	© 17 ERIE DRIVE, EAST NATICK INDUSTRIAL PARK TEL. (617) 235-6640 NATICK, MASS. 01760	INDUSTRIA :K, MASS.	11 PARK 32108 MOJECT 01760 OF 2
Ы	-	1837 15 NO.	* TRANSFORMER, CURRENT * SELISING, SECONDERY WINDING //-	39 46 //-3-72 DATE	100832 (S. C. C. NO. BEV. DATE REV.
C MARK	4 CODE B IDBNT.	9 PART OR IDENT NUMBER 23	24 MIL OR IND SPEC 39	40 ary 42	
		100835		/	BOBBIN, INSULATING (HEAT RES GREATER THAN 150°C)
7		1,04,01		1000/	1000 WIRE, (*24 AMG WITH 195°C POSTHERMILEZE INS.)
K)		102454		2,	SLEEVING, TEFLON
4		101411		AR	INSULATOR, FISH PAPER (DIO THK)
ğ	FORM ME-2 11-13-69	•			

NOTE:

TRANSFORMER IS BUILT IN ACCORDANCE WITH MIL-T-27C TYPE DESIGNATION (TF 5 VX 36 ZZ ___).



TESTS

L = 100 MH MIN R = 1.5 OHM MAX 1000V HYPOT WINDING TO CORE

		UNLESS ARE IN SURFA ROUGHN
		MATE
100832	4126	FINIS
NEXT ASSY.	USED ON	

	REVISIONS		7
REV.	DESCRIPTION	DATE	APPR.
В	REDRAWN	11-3-72	

OI MINIMUM INSULATION THICKNESS ON INSIDE OF WINDING; .005 MINIMUM INSULATION BETWEEN WINDING LAYERS AND ON OUTSIDE OF WINDING.

- FLANGE OPTIONAL

10" LEADS TYP

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON SURFACE ANGLES OECIMALY	DRAF. D. Zeek	DATE 11-3- 72	ВО	SE C	ORPO	RATION S.01701		
## SOUGHNESS 生 SO' .x ± .030 PRACTIONS .xx ± .016 全 1/84 .xxx ± .008 MATERIAL	CHECKER	1/15/73	TRANSFO	RME! ECON	R, CUR IDARY V	RENT		
FINISH	CONTIGACT	7	CODE IDENT. NO. SIZE DRAWING NO. 100837					
1	DAAB 07-72-C-02:9		SCALE /.'/	UNIT W	DOC: SOM	SHEET / OF	25	

•		REVISIONS	
	LTR	DESCRIPTION	DATE APVD

REV STATUS	REV	-	-		1_													<u> </u>			
OF SHEETS	SHEET	ı	2								<u> </u>										
DRAFTSMAN . Zee	X.	DA:	3 -		co DA		ACT B	NO.	•		E	30	SE	EC	CO	RF	P O	RA	ATI	01	N
CHECKER R W		l/s/	73	0	7- 7	2-		-0.	219			!	NAT	rici	K, I	MA	SS.	. 01	760) 	
ENG XZ		<u> </u>	FB.							DR	M		TLE	7	D 1	15	VE	Ē			
						Sŧ	EC	9	1D	AR	: Y	\	N	M	116	V G	٦				
APPROVAL		l			DE ID				ize A	DR	WIN	IG N		10			,>!	9			LTR
APPROVAL					32	IV	D		Α	<u> </u>		<u> </u>		, <u> </u>							
				SCA	LE			U	NIT	WT.						S	HEE	T /	اد	- 2	• -

F			C CORP. ®	TEL. (617) 235-640 NATICK INDUSTRIAL PARK	K INDUSTRIA	01760 32108 PROJECT 5007 PAGE 2
占	1 ASS	100839 15 ASSY. NO.	" TRANSF SECOND	TRANSFORMER DRIVE SECONDARY WINDING	39-3-74 1/-3-72 DATE	2532 W ZEek " " 2582"
C M	4 CODE 6 IDAMT.	PART OR IDENT NUMBER	NT NUMBER 23	24 MIK OR IND SPEC	39 40 arv 42	\$
		00)	(00835		-	BOBBIN, 1935 ULATING (1864) 254 CAPPATER THAT IS
1		001	100763-0		4	WIRE (*16AMIG STRANDO) BLACK
L		29 L001	163-2		4	WIRE, (#169WG STRANDED RED)
1						
- 1				Course of the co		
[
- 1						
- 1						
- 1						
į						
-						
- 1						
- 1						
ı						
				And the second s		
₹	FORM ME:2 11-13-49				—————————————————————————————————————	

ではない

NOTE: TRANSFORMER IS BUILT IN ACCORDANCE WITH MIL-T-27C TYPE DESIGNATION (TF5VX32ZZ___) - 1.125 MAX --014 TURNS 'NS' 1.250 MAX BIFILAR WINDINGS 6 TURNS BOBBIN OPTIONAL SCHEMATIC 1.250 MAX TESTS L = 100 UH MIN (EACH WINDING) 1000V HYPOT WINDING TO CORE WINDING TO WINDING UNLESS O ROUGHNES MATERI 100832 4126 FINISH USED ON NEXY ASSY

-		REVISIONS		
1	REV.	DESCRIPTION	DATE	APPR.
	B	REDRAWN	11-3-72	RW

,010 MINIMUM INSULATION INSIDE & OUTSIDE OF WINDING

- FLANGE OPTIONAL


(2)(3) F"LEADS TYP

SURFACE ANGLES SECIMALS	D Zook	DATE 11-3- 72	ВО	SE CO	RPORATION ASI, MASS. 01701	
PRACTIONS TE 4 0H ± 1/73 XXX ± 0H MATERIAL	CHECKER	1/15/13	TRANSFO	RMER.	TITLE DRIVE	
FINISH	CONTRACT		32108	B	100839	B
	07-72-6-0219		SCALE /: /		10 Mary 10 A	25


		REVISIONS		
I	TR	DESCRIPTION	DATE	APVD
	A	ADDED ITEMS 5,6+7	11/2/72	
	В	REU + REDRAWN	1/0/73	} *€;

REV STATUS REV	BE				
OF SHEETS SHEET	1 7	- 			
DRAFTSMAN NAPOLITANO A.	DATE 11/2/7			BOSE CORPORATION	٧
CHECKER (U)	1/5/	07-72-6-0	219	NATICK, MASS. 01760	
ENG 12	107	· · · · · · · · · · · · · · · · · · ·		TITLE	
171	4/2/	1	Ť	PARTS LIST	
TRANSFORMER, FLY BACK					
APPROVAL	L	CODE IDENT, NO.	SELE	DRAWING NO.	LTR
		32108	Α	100834	B
APPROVAL		SCALE	IINIT N		

FI	THE .	OSE COR.	● 17 TE	• 17 ERIE DRIVE, EAST NATICK TEL. (617) 235-6640 NAT	NATICK INDUSTRIAL PARK NATICK, MASS. 01760	1 PARK 32108	PROJECT	4126	PAGE 22	
집	1 10C	1834 15 No.	ISFOF	"TRANSFORMER, FLY BACK"	39/2/72 11/2/72 DATE	4710092254 85 NHA	ACT) 65 ORIGINATOR	66 70 ECO. NO.	71/9/738 1/9/738 REV. DATE	% © § §
. Male	4 CODE 8 IDENT.	PART OR IDENT NUMBER	ន	24 MR OR IND SPEC	39 40 ary 42	\$	DESCRIPTION			
_		100905			n	CORE (MAGNETICS #	NETICS #	P92-55438-A2 0	38-A2 O)	
3		908001			42,	WIRE,LITZ	TYPE 5-	5-30-36	#14GA.	
m		102454-14-1		MIL-1-22129C	45	'	EFVING 1/8	DIA.		
4		004101	,		AR	KAPTON TAPE (CHR#K-250 1/2 WIDE	APE (CI	1R# K-250	1/2 WIDE	
47		101499		MIL-I-695B	į	HISH PAPER	Z Z WID	2"WIDE X 10"LG X.010 THK.	X OIO THK	
0		MS 20659-140		MIL-T- 7928	4	TOG (ETC	#	D-356-08)		
7		M 25053/5		MIL-I-25053/5	4.	HEAT SHRIN	SHRINKABLE -	TUBING 3%	% DIA.	1
æ		SN 60		99-5-571	AR	SOLDER				
]
Ľ	200	<u> </u>								i



REVISIONS LTR ZONE DESCRIPTION DATE APPROVAL



SCHEMATIC

NOTES I SOLDER ALL CONNECTIONS USING (E)

EF 20 REF SHOWN ENLARGED FOR CLARIFICATION

		QTY. REQD.		ZONE	PART IDENT , YII				DESCRIPTION			REF DI	ES OR ARKS	ITEM
		-2	-1						OF MATERIA	L	······································			
_		1 =		TOLERAND AMBLES	Total Company	NAPO CHECKER		1/16/72	1		BE CORP		N	
		MATERIA	AL.	Tifes	#1 #1 #1 2 44 #12 2 444		RW NF	1/16/25	1	WE	R MA	GNET	 ICS	
		1				CONTRA DAABOT	CT NO.		SI)B-	ASSE	MBL.Y		
		FIRMSH	OR TREA	TMENT		APPROVAL			CODE NDEK1 NO	\$42E	DRAWING NO.			LTR
8580	4126	1				[32108	n	100	832		_
CRT ASSY	18ED 04]				APPROVAL				UMIT W	<u></u>		T LOF)	

DISTRIBUTION LIST

	DISTRIBU	01 10N	F121
101)	Defense Documentation Center ATTN: DDC-TCA Cameron Station (Bldg 5)	210	Commandant, Marine Corps HQ, US Marine Corps ATTN: Code LMC
*012	Alexandria, VA 22314	001	Washington, DC 20380
107	Director National Security Agency ATTN: TDL	211	HQ, US Marine Corps ATTN: Code INT'3 Washington, DC 20380
001	Fort George G. Meade, MD 20755	212	Command, Control & Comm Div
108	Director, Defense Nuclear Agency ATTN: Technical Library		Development Center Marine Corps Devel & Educ Cmd
001		001	Quantico, VA 22134
110	Code R121A, Tech Library DCA/Defense Comm Engring Ctr	214	CDR, Naval Air Systems Command Meteorological Div (AIR-540)
001.	1860 Wiehle Ave Reston, VA 22090	001	Washington, DC 20361
200	Office of Naval Research	215	Naval Telecommunications Cmd Tech Library, Code 422
001	Gode 427 Arlington, VA 22217	001	山01 Massachusetts Ave, NW Washington, DC 20390
202	Naval Ships Engineering Ctr Code 6157D	301	Rome Air Development Center ATTN: Documents Library (THD)
001	Prince Georges Center Hyattsville, MD 20782	001	
203	OIC, Fleet Msl Sys Anal &	302	Navy Yard Annex
	Eval Gp Annex ATTN: GIDEP Admin Ofc Naval Weapons Station Seal Beach		Bldg 159 Washington, DC 20333
001	Corona, CA 91720	304	Air Force Cambridge Research Lab L. G. Hanscom Field
205	Director Naval Research Laboratory	001	ATTN: LIR Bedford, MA 01730
001	ATTN: Code 2627 Washington, DC 20375	307)	HQ ESD(XRRI)
200	Commander	001	L. G. Hanscom Field Bedford, MA 01730
001.	Naval Electronics Lab Center ATTN: Library San Diego, CA 92152	309	Air Force Avionics Laboratory ATTN: AFAL/TSR, STINFO
(207)	Commander	002	Wright-Patterson AFB, OH 45433
	US Naval Ordnance Laboratory ATTN: Technical Library	001	AFSPCOMMCEN/SUR San Antonio, TX 78243
001	White Oak, Silver Sprg, MD 20910	313	Armament Development & Test Ctr
		001	ATTN: DLOSL, Tech Library Elgin AFB, FL 32542
•	P DECREASE TO 2 CORIES IS REPORT IS NOT RELEASABLE TO PUBLIC SEE ECOMP TO 31 FOR TYPES OF REPORTS	_	C

314	HQ, Air Force Systems Command ATTN: DLCA Andrews AFB	423	Commander US Army Armament Command ATTN: AMSAR-RDP (Library)
001	Washington, DC 20331	001	Rock Island, IL 61201
315	Director Air University Library ATTN: AUL/LSE-64-285	14514	Commander Rock Island Arsenal ATT: SARRI-LP-L-Tech Library
001	Maxwell AFB, AL 36112	001	Rock Island, IL 61201
	HQ, AFCS ATTN: EPECRW Mail Stop 105B	Ц27	Combat Developments Activity
	Richards-Gerbaur AFB, MO 64030	003	ATTN: ATCAIC-IE Fort Leavenworth, KS 66027
	Air Force Systems Command Advanced Systems Div (ASD/ENAD)	429	Commander
	Wright-Patterson AFB, OH 45433		US Army Logistics Center ATTN: ATCL-MA
	OSASS-RD Washington, DC 20310	001	Fort Lee, VA 23801
1108 001	HQDA(DARD-ARS-P/Dr. R. B. Watson) WASH, DC 20310)	Commandant US Army Ordnance School ATTN: ATSCR-CTD
409	CDR, US Army Materiel Command ATTN: AMCMA-EE		Aberdeen Proving Gnd, MD 21005 Commander
001	5001 Eisenhower Ave Alexandria, VA 22333		US Army Intelligence School ATTN: ATSIT-CTD
413	CDR, US Army Materiel Command ATTN: AMCRD-FW		Fort Huachuca, AZ 85613 Commandant
001	5001 Eisenhower Ave Alexandria, VA 22333		US Army Field Artillery School ATTN: ATSFA-CTD
414	Commander US Army Training & Doctrine Cmd		Fort Sill, OK 73503 Commandant
001	ATTN: ATCD-F Fort Monroe, VA 23651		US Army Engineer School ATTN: ATSE-CTD-DT-TL
416	Commander	001	•
00L	US Army R&D Group (Far East) APO, San Francisco 96343	431	Commandant US Army Military Police School ATTN: ATSJ-CTD
419	Commander US Army Missile Command	001	
001	ATTN: AMSMI-RRA, Bldg 7770 Redstone Arsenal, AL 35809	(1112)	Commander Harry Diamond Laboratories ATTN: Library
421	CDR, US Army Missile Command Redstone Scientific Info Ctr	001	ATTN: Library Washington, BC 20438 CASIMA Mrs. 207
002	ATTN: Chief, Document Section Redstone Arsenal, AL 35809	<u>44</u> 8	Commander Picatinny Arsenal ATTN: SARPA-ND-A-4 (Bldg 95)
	•	001	

	Commander Picatinny Arsenal ATTN: SARPA-TS-S #59 Dover, NJ 07801	484 001	US Army Research Ofc-Durham ATTN: Dr. Robert J. Lontz Box CM, Duke Station Durham, NC 27706
002	Dovers No Of Nor	-001	bullians no cito
450 001	Commander Frankford Arsenal ATTN: Library, K2400, Bl. 51-2 Philadelphia, PA 19137	001	Commander US Army Mobility Eqpt R&D Ctr ATTN: SMEFB-R Fort Belvoir, VA 22060
001	initiadelphia, in 1/1/	001	roll Belvoil, va 22000
452 001	Frankford Arsenal ATTN: SARFA Z1000 (Mr. Kerensky)	487 002	Commander US Army Engineer Topographic Labs ATTN: ETL-TD-E Fort Belvoir, VA 22060
	, , , , , , , , , , , , , , , , , , ,		, ,
455	Commander White Sands Missile Range ATTN: STEWS-ID-S HQ	(788)	US Army Security Agency ATTN: IARD
001	White Sands Missile Rnge, 88002	001	Arlington Hall Station Arlington, VA 22212
458	Dir/Dev & Engr Defense Systems Div	489	US Army Tank-Automotive Command
002	ATTN: SAREA-DE-DDR, H. Tannenbaum Edgewood Arsenal, APG, MD 21010		ATTN: AMSTA-RW-L Warren, MI L8090
465	Commander Aberdeer Proving Ground ATTN: STEAP-TL (Bldg 305)	490	Commander Edgewood Arsenal ATTN: SAREA-TS-L
002	APG, MD 21005	001	APG, MD 21010
475	Commander HQ, Fort Huachuca ATTN: Technical Reference Div	492	US Army Air Defense School
002	Fort Huachuca, AZ 85613	001	ATTN: C&S Dept, Msl Sci Div Fort Bliss, TX 79916
476	Commander US Army Electronic Proving Gnd ATTN: STEEP-MT	493	Director US Army Engr Waterways Exper Sta ATTN: Research Center Library
002	Fort Huachuca, AZ 85613	002	
480	Commander USASA Test & Eval Center	496	CDR, US Army Combined Arms Combat Developments Activity
001	Fort Huachuca, AZ 85613	001	ATTN: ATCACC Fort Leavenworth, KS 66027
482	Commander US Army Communications Command ATTN: ACC-FD-M	500	Commander US Army Yuma Proving Ground
	Fort Huachuca, AZ 85613	002	ATTN: STEYP-MTD (Tech Library)
(483)	US Army Research Office-Durham ATTN: CRDARD-IP	לחז	Common do u
	Box CM, Duke Station	OUL	Commander US Army Arctic Test Center
001	Durham, NC 27706	902	ATTN: STEAC-PL APO, Seattle 98733

502	CO, US Army Tropic Test Ctr ATTN: STETC-MO-A(Tech Library) Drawer 942	599 001	TRI-TAC Office ATTN: CSS (Dr. Pritchard) Fort Moome th NI 07703
001	Fort Clayton, Canal Zone 09827		•
	Commander US Army Logistics Center ATTN: ATCL-MC Fort Lee, VA 22801	·601	ECOM Liaison Office MIT, Bldg 26, Rm 131 77 Massachusetts Ave Cambridge, MA C2139
	•	605	ECOM Liaison Office
	Commander US Army Nuclear Agency Fort Bliss, TX 79916	r00	MIT-Lincoln Laboratory, Rm A-117 PO Box 73 Lexington, MA 02173
			•
512	Directorate/Combat Developments US Army Armor School ATTN: ATSB-CD-AA	607	Commander US Army Tank-Automotive Command ATTN: AMSTA-RHP, Dr. J. Parks
001	Fort Knex, KY 40121	001	
517	Commander US Army Missile Command	609	Director Night Vision Laboratory (ECCM)
001	ATTN: AMSMI-RE (Mr. Pittman) Redstone Arsenal, AL 35809	601	ATTN: AMSEL-NV-SD (Mr. Gibson) Fort Belvoir, VA 22060
519	Commander US Army Systems Analysis Agcy	614	Chief Missile Elec Warfare Tech Area
001	ATTN: AMXSY-T (Mr. A. Reid) APG, MD 21005	902	EW Lab, ECOM White Sands Missile Rnge, NM 88002
522	Target Acquisition Dept		Chief, Intel Materiel Dev Ofc Electronic Warfare Lab, ECOM
001	US Army Field Artillery School Fort Sill, OK 73503		Fort Holabird, MD 21219
525	Project Manager, REMBASS	000	Commander US Army Electronics Command Fort Monmouth, NJ 07703
001			,
526	ATTN: AMCFM-NC-TM (T. Daniels)		1 AMSEL-NV-D 1 AMSEL-NL-D 1 AMSEL-WL-D
001	Bldg 2539 Fort Monmouth, NJ 07703		1 AMSEL-VL-D 3 AMSEL-CT-D 1 AMSEL-BL-D
5 9 6	Commandant US Army Southeastern Signal Sch	*	1 AMSEL-TL-DT *3 AMSEL-TL-
002	ATTN: ATSO-CTD Fort Gordon, GA 30905		1 AMSEL-TL-P (Ofc of Record)
598	Commander		1 AMSEIMA-MP 2 AMSEL-MS-TI
	US Army Satellite Comm Agency ATTN: AMCPM-SC-3		1 AMSEL-GG-TD 1 AMSEL-PP-I-PI
061	Fort Monmouth, NJ 07703		 Unclassified, unlimited reports only.
			AM COTE'S

- 1 AMSEL-GS-H
- 1 AMSEL-CG (Mr. Doxey)
- 2 AMSEL-PA
- ->1 USMC-INO
 - 1 AMSEL-RD
 - 1 TRADOC-LIIO
 - 1 AMSEL-IL-D
 - 25 Originating Office

- 717 Reliability Analysis Center
 Rome Air Development Center
 ATTN: J. M. Schramp/RBRM
- 001 Griffiss AFB, NY 13440
- 720 Thermophysical Properties Res Ctr Purdue University, Research Park 2595 Yeager Road
- 001 LaFayette, IN 47906
- -> (44) AMSEL- GG-AR 001 1
 701 Sylvania Electronic Systems-Western Div
 ATTN: Technical Reports Library
 PO Box 205
- 001 Mountain View, CA 94040
- 703 NASA Scientific & Tech Info Facility ATTN: Acquisitions Branch (S-AK/DL) PO Box 33
- 002 College Park, MD 20740
- 704 National Bureau of Standards Bldg 225, Rm A-331 ATTN: Mr. Leedy
- 001 Washington, DC 20231
- 705 Advisory Group on Electron Devices 201 Varick St, 9th Floor
- 002 New York, NY 10014

- 711 Metals and Ceramics Inf Center Battelle 505 King Avenue
- 001 Columbus, 0H 43201
- 713 R. C. Ansen, Inc. Suite 218 17100 Ventura Blvd
- 001 Encino, CA 91316
- 714 Ketron, Inc. ATTM: Mr. George Schecter 1490 Wilson Blvd, Architect Bldg
- 001 Arlington, VA 22209
- 715 Plastics Tech Eval Center Picatinny Arsenal, Bldg 176 ATTN: Mr. A. M. Anzalone
- 001 Dover, NJ 07801
- 716 McDonnel-Douglas Astronautic Co. ATTN: Dr. M. Nash, Mail Station 11-2 5301 Bolsa Ave
- 001 Huntington Beach, CA 92647

Dept. of Transportation		Electro-Optical Systems, Inc.	
Transportation System Center		300 North Halstead ATTN: R. Worlock	
55 Broadway			(1)
ATTN: Mr. F. Raposa, MS IMP	(4)	Pasadena, CA 91107	(1)
Cambridge, MA 02142	(1)	Engineered Magnetics Division	
1: December Many Control of Com-		Gulton Industries, Inc.	
AiResearch Manufacturing Comp		13041 Cerise Avenue	
Division of the Garrett Corp.	•	ATTN: Harry Linden	(1)
P.O. Box 5217		George Lachenmeier	(1)
ATTN: Librarian	(1)	Hawthorne, CA	(.,
Phoenix, Arizona 85010	(1)	naw chorne, or	
Electro-Optical Systems		Fairchild Industries	
Xerox Corporation		Fairchild Space & Electronics	Div.
Special Products & Systems D	iv	ATTN: Mr. D. Robinson	
300 N. Halstead St	- •	Germantown, MD 20767	(1)
ATTN: Dr. S.J. Lindena		dollariounity 12 2010.	
Pasadena, CA 91107	(1)	General Dynamics Astronautics	
rasadana, on 71131	(1)	Department 963-2	
Bendix Corporation		500! Kearney Villa Road	
Bendix Systems Division		ATTN: R. Schaelchlin	
ATTN: K. A. More		San Diego, CA	(1)
Ann Arbor, MI	(1)		• •
min in out y lin	(.,	General Electric Company	
Boeing Company		Missile & Space Division	
Aerospace System Division		Valley Forge Space Center	
P.O. Box 3999		P.O. Box 8555	
AITM: Frank Springgate		ATTN: J. H. Hayden	
Seattle, WA 98124	(1)	Philadelphia, PA 19101	(1)
ocarozo, nii veran	()		
Comsat Laboratories		General Alectric Company	
P.O. Box 115		Solid State & Electronics Lab	orator
ATTN: B. Free		Corporate Research & Developm	ent
Clarksburg, Maryland	(1)	ATTN: V. L. Stout	
• •	• .	Schenectady, NY 12301	(1)
Delco Electronics			
General Motors Corp.		General Motors Corporation	
6767 Hollister Avenue		General Moto Defense Resear	ch Lab
ATTN: J. F. Britt		ATTN: T. M. Corry	
Coleta, CA 93017	(1)	Santa Barbara, CA	(1)
Duke University		Honeywell, Inc.	
College of Engineering	_	Orchance Division	
Dept. of Electrical Engineer	ing	600 Second Street, N	
ATTN: T. G. Wilson	(1)	ATTN: Lowell Westbrook	(4)

(1)

(1)

Hopkins, MI 55343

ATTN: T. G. Wilson Durham, NJ 27706

```
Hughes Aircraft Company
Space Systems Division
Alin: D. Garth
                              (1)
El Segundo, CA 90245
Lear Siegler, Inc.
Power Equipment Division
P.O. Box 6719
ATTN: R. W. Hobel
                              (1)
Cleveland, OH 44101
Martin-Marietta
P.O. Box 179
ATTN: R. S. Miller
                              (1)
Denver, CO 80201
North American Rockwell Corp.
Autonotics Division
P.O. Box 4173
3370 E. Anaheim Road
ATTN: J. W. Adkison
                              (1)
Anaheim, CA 92803
Radio Corporation of America
ALD
Box 800
ATTN: P. Pierce
Princeton, NJ 08540
                              (1)
TRW, Inc.
23555 Euclid Avenue
ATTN: Library
                              (1)
Cleveland, OH
TRW, Inc.
TRW Systems Group
One Space Park
ATTN: H. Lurie 01/1210
       L. Inouye 82/2367
       A. Schoenfeld 82/2720
       J. Biess 82/2389
                               (1)
Redondo Beach, CA 90278
Westinghouse Electric Corporation
Research Labs.
Churchill Boro
ATTN: Dr. Paul Pittman
                              (1)
Pittsburg, PA 15235
```

Power Sources Technical Area 13 June 1975

SUPPLEMENT TO DISTRIBUTION LIST

Other Recipients

HQDA (DAMA-CSC Major R. C. Baug) WASH DC 20310	h) (1)	HQDA (DARD-DDC-C) WASH DC 20310	(1)
Ir. Don Mortel Director, Aerospace Power Piv. Attn: AFAPL/PO Wright-Patterson AFB, Ohio 45433	(1)	Commander Picatinny Arsenal Attn: SMUPA-FR-SP (Mr. M. Merriman) Dover, New Jersey C7801	(1)
Mr. E. Cohn NASA Headquarters Code RPP	(1)		
Washington, DC 20546	(1)		
Institute for Defense Analysis Attn: Mr. Robert Hamilton 400 Army-Navy Drive Arlington, Virginia 22202	(1)	Power Information Center University City Science Institute 3401 Market Street, Room 2210 Philadelphia, Pennsylvania 19104	(1)
Commander US Army Materiel Command Attn: AMCRD-GP 5001 Eisenhower Avenue		Office of Assistant Director (Engineering Technology), ODDR&E Rm 3D-1089 Attn: Mr. R. W. Ziem Pentagon	
Alexandria, VA 22333	(1)	Washington, DC 20301	(1)
Commander US Army Materiel Command Attn: AMCRD-TC 5001 Eisenhover Avenue		Mr. Richard E. Oderwald Department of the Navy Hqs., US Marine Corps Code LMC 4	
Alexandria, VA 22333	(1)	Washington, DC 20380	(1)
Commander US Army Mobility Equipment R&D Co Attn: SMFFB-EE Fort Belvoir, Virginia 22060	enter (1)		
Commander Harry Diamond Laboratories Attn: AMXDO-RDD (Mr. A. Benderl; 2300 Powder Mill Road			
Adelphi, MD 20783	(1)		